OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [d10v/] [instruction_packing-005.d] - Blame information for rev 832

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius
#objdump: -D
2
#source: instruction_packing-005.s
3
#as: -O
4
 
5
.*:     file format elf32-d10v
6
 
7
Disassembly of section .text:
8
 
9
00000000 :
10
   0:   36 df de 00     st      r13, @-sp       ||      nop
11
   4:   f0 0e 00 00     ld      r0, @\(0x0, r14\)
12
   8:   e4 80 00 02     bl.l    10 
13
   c:   70 df cc 1a     ld      r13, @sp\+      ->      jmp     r13
14
 
15
00000010 :
16
  10:   20 20 40 61     mv      r2, r0  ||      ldi.s   r3, 0x0
17
  14:   c6 12 80 00     and3    r1, r2, -0x8000
18
  18:   01 31 a2 43     addi    r3, 0x1 ||      slli    r2, 0x1
19
  1c:   c2 10 80 00     cmpeqi.l        r1, -0x8000
20
  20:   60 02 0a 1f     mv      r0, r2  ->      bnoti   r0, 0xf
21
  24:   22 20 de 00     mvf0t   r2, r0  ||      nop
22
  28:   e3 30 00 08     cmpui   r3, 0x8
23
  2c:   65 fd 40 04     brf0t.s 14      ->      mv      r0, r2
24
  30:   26 0d 5e 00     jmp     r13     ||      nop
25
Disassembly of section .data:
26
 
27
00000000 :
28
   0:   Address 0x0+ is out of bounds.
29
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.