OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [d10v/] [instruction_packing.d] - Blame information for rev 816

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius 
#objdump: -Dr
2 
#name: D10V intruction packing
3 
#as: -W
4 
 
5 
.*: +file format elf32-d10v
6 
 
7 
Disassembly of section .text:
8 
 
9 
00000000 
:
10 
   0:   2f 00 5e 00     nop             ||      nop
11 
 
12 
00000004 :
13 
   4:   30 23 24 02     ld      r2, @r3 ||      sra     r0, r1
14 
   8:   24 11 a4 02     bra.s   94      ||      sra     r0, r1
15 
 
16 
0000000c :
17 
   c:   30 23 24 02     ld      r2, @r3 ||      sra     r0, r1
18 
  10:   24 10 a4 02     bra.s   94      ||      sra     r0, r1
19 
 
20 
00000014 :
21 
  14:   30 23 02 8a     ld      r2, @r3 ||      add     r4, r5
22 
  18:   24 0f 82 8a     bra.s   94      ||      add     r4, r5
23 
 
24 
0000001c :
25 
  1c:   01 45 24 02     add     r4, r5  ||      sra     r0, r1
26 
  20:   01 45 2c ce     add     r4, r5  ||      mulx    a0, r6, r7
27 
 
28 
00000024 :
29 
  24:   30 23 02 8a     ld      r2, @r3 ||      add     r4, r5
30 
  28:   24 0d 82 8a     bra.s   94      ||      add     r4, r5
31 
 
32 
0000002c :
33 
  2c:   01 45 24 02     add     r4, r5  ||      sra     r0, r1
34 
  30:   01 45 2c ce     add     r4, r5  ||      mulx    a0, r6, r7
35 
 
36 
00000034 :
37 
  34:   b0 23 24 02     ld      r2, @r3 <-        sra     r0, r1
38 
  38:   a4 0b a4 02     bra.s   94      <-        sra     r0, r1
39 
 
40 
0000003c :
41 
  3c:   70 23 24 02     ld      r2, @r3 ->      sra     r0, r1
42 
  40:   64 0a a4 02     bra.s   94      ->      sra     r0, r1
43 
 
44 
00000044 :
45 
  44:   41 45 60 46     add     r4, r5  ->      ld      r2, @r3
46 
  48:   41 45 48 13     add     r4, r5  ->      bra.s   94
47 
 
48 
0000004c :
49 
  4c:   41 45 24 02     add     r4, r5  ->      sra     r0, r1
50 
  50:   41 45 2c ce     add     r4, r5  ->      mulx    a0, r6, r7
51 
 
52 
00000054 :
53 
  54:   70 23 02 8a     ld      r2, @r3 ->      add     r4, r5
54 
  58:   64 07 82 8a     bra.s   94      ->      add     r4, r5
55 
 
56 
0000005c :
57 
  5c:   81 45 24 02     add     r4, r5  <-        sra     r0, r1
58 
  60:   81 45 2c ce     add     r4, r5  <-        mulx    a0, r6, r7
59 
 
60 
00000064 :
61 
  64:   70 23 24 02     ld      r2, @r3 ->      sra     r0, r1
62 
  68:   64 05 a4 02     bra.s   94      ->      sra     r0, r1
63 
 
64 
0000006c :
65 
  6c:   b0 23 24 02     ld      r2, @r3 <-        sra     r0, r1
66 
  70:   a4 04 a4 02     bra.s   94      <-        sra     r0, r1
67 
 
68 
00000074 :
69 
  74:   70 23 02 8a     ld      r2, @r3 ->      add     r4, r5
70 
  78:   64 03 82 8a     bra.s   94      ->      add     r4, r5
71 
 
72 
0000007c :
73 
  7c:   81 45 24 02     add     r4, r5  <-        sra     r0, r1
74 
  80:   81 45 2c ce     add     r4, r5  <-        mulx    a0, r6, r7
75 
 
76 
00000084 :
77 
  84:   b0 23 02 8a     ld      r2, @r3 <-        add     r4, r5
78 
  88:   a4 01 82 8a     bra.s   94      <-        add     r4, r5
79 
 
80 
0000008c :
81 
  8c:   92 01 02 8a     sra     r0, r1  <-        add     r4, r5
82 
  90:   96 67 02 8a     mulx    a0, r6, r7      <-        add     r4, r5
83 
 
84 
00000094 :
85 
  94:   26 0d 5e 00     jmp     r13     ||      nop

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.