URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [d30v/] [guard-debug.s] - Blame information for rev 38

Go to most recent revision | Details | Compare with Previous | View Log


# Same as guard.s but here we are testing debug (-g) assembly
# On the D30V, assembling with -g should disable the VLIW packing
# and put only one instruction per line.
 
        .text
 
        add     r1,r2,r3
        add/al  r1,r2,r3
        add/tx  r1,r2,r3
        add/fx  r1,r2,r3
        add/xt  r1,r2,r3
        add/xf  r1,r2,r3
        add/tt  r1,r2,r3
        add/tf  r1,r2,r3
 
 
 

Line No.	Rev	Author	Line
1	38	julius	`# Same as guard.s but here we are testing debug (-g) assembly`
2			`# On the D30V, assembling with -g should disable the VLIW packing`
3			`# and put only one instruction per line.`
4
5			`.text`
6
7			`add r1,r2,r3`
8			`add/al r1,r2,r3`
9			`add/tx r1,r2,r3`
10			`add/fx r1,r2,r3`
11			`add/xt r1,r2,r3`
12			`add/xf r1,r2,r3`
13			`add/tt r1,r2,r3`
14			`add/tf r1,r2,r3`
15
16
17

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [d30v/] [guard-debug.s] - Blame information for rev 38