OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [dlx/] [load.d] - Blame information for rev 832

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius 
#as:
2 
#objdump: -dr
3 
#name: load
4 
 
5 
.*: +file format .*
6 
 
7 
Disassembly of section .text:
8 
 
9 
00000000 :
10 
   0:   80 03 00 00     lb      r3,0x0000\[r0\]
11 
                        2: R_DLX_RELOC_16_HI    .text
12 
   4:   80 43 00 00     lb      r3,0x0000\[r2\]
13 
   8:   80 03 00 00     lb      r3,0x0000\[r0\]
14 
                        a: R_DLX_RELOC_16_HI    .text
15 
   c:   90 43 00 00     lbu     r3,0x0000\[r2\]
16 
 
17 
00000010 :
18 
  10:   84 a3 00 00     lh      r3,0x0000\[r5\]
19 
                        12: R_DLX_RELOC_16_HI   .text
20 
  14:   95 e3 00 08     lhu     r3,0x0008\[r15\]
21 
  18:   8c 41 7f ff     lw      r1,0x7fff\[r2\]
22 
  1c:   8c 01 00 08     lw      r1,0x0008\[r0\]
23 
                        1e: R_DLX_RELOC_16      .text
24 
  20:   00 00 10 00     nop
25 
  24:   00 00 20 00     nop
26 
  28:   74 68 69 73     sgei    r8,r3,0x6973
27 
  2c:   20 69 73 20     addi    r9,r3,0x7320
28 
  30:   61 20 74 65     seqi    r0,r9,0x7465
29 
  34:   73 74 00 00     slei    r20,r27,0x0000
30 
        ...
31 
  40:   98 43 00 00     ldstbu  r3,0x0000\[r2\]
32 
  44:   9c 43 00 00     ldsthu  r3,0x0000\[r2\]
33 
  48:   b0 43 00 00     ldstw   r3,0x0000\[r2\]

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.