OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [h8300/] [ffxx1-coff.s] - Blame information for rev 832

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius
        .equ    p6ddr,  0xffb9          ;0x7f for output 
2
        .equ    p6dr,    0xffbb
3
        .equ    seed,    0x01
4
        .text
5
        .org    0
6
reset:  .word   main            ;reset vector 
7
;
8
        .org    0x400
9
main:   mov.b   #0x7f,r0l       ;port 6 ddr = 7F 
10
        mov.b   @0xffbb:8,r0l   ;***test***
11
        mov.b   r0l,@p6ddr:16
12
;
13
        mov.b   #seed,r0l       ;start with 0000001
14
loop:   mov.b   r0l,@p6dr:16    ;output to port 6 
15
delay:  mov.w   #0x0000,r1
16
deloop: adds    #1,r1
17
        bne     deloop:8        ;not = 0
18
        rotl    r0l
19
        bra     loop:8
20
        .word   0

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.