OpenCores

URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [h8300/] [h8sx_disp2.d] - Blame information for rev 816

Details | Compare with Previous | View Log

Line No.	Rev	Author	Line
1	38	julius	`# objdump: -d`
2
3			`.: file format elf32-h8300`
4
5			`Disassembly of section \.text:`
6
7			`0+00 <\.text>:`
8			`.: 01 75 68 08.add.b #0x2,@\(0x1:2,er0\)`
9			`.*: 80 02`
10			`.: 01 76 68 08.add.b #0x2,@\(0x2:2,er0\)`
11			`.*: 80 02`
12			`.: 01 77 68 08.add.b #0x2,@\(0x3:2,er0\)`
13			`.*: 80 02`
14			`.: 01 74 6e 08.add.b #0x2,@\(0x4:16,er0\)`
15			`.*: 00 04 80 02`
16			`.: 78 04 6a 28.add.b #0x2,@\(0x0:32,er0\)`
17			`.*: 00 00 00 00`
18			`.*: 80 02`
19			`.: 01 5e c0 10.add.w #0x2,@\(0x1:16,er0\)`
20			`.*: 00 01 00 02`
21			`.: 01 5e 10 10.add.w #0x2,@\(0x2:2,er0\)`
22			`.*: 00 02`
23			`.: 01 5e 20 10.add.w #0x2,@\(0x4:2,er0\)`
24			`.*: 00 02`
25			`.: 01 5e 30 10.add.w #0x2,@\(0x6:2,er0\)`
26			`.*: 00 02`
27			`.: 01 5e c0 10.add.w #0x2,@\(0x8:16,er0\)`
28			`.*: 00 08 00 02`
29			`.: 01 5e c8 10.add.w #0x2,@\(0x0:32,er0\)`
30			`.*: 00 00 00 00`
31			`.*: 00 02`
32			`.: 01 0e c0 10.add.l #0x2,@\(0x1:16,er0\)`
33			`.*: 00 01 00 02`
34			`.: 01 0e c0 10.add.l #0x2,@\(0x2:16,er0\)`
35			`.*: 00 02 00 02`
36			`.: 01 0e 10 10.add.l #0x2,@\(0x4:2,er0\)`
37			`.*: 00 02`
38			`.: 01 0e 20 10.add.l #0x2,@\(0x8:2,er0\)`
39			`.*: 00 02`
40			`.: 01 0e 30 10.add.l #0x2,@\(0xc:2,er0\)`
41			`.*: 00 02`
42			`.: 01 0e c0 10.add.l #0x2,@\(0x10:16,er0\)`
43			`.*: 00 10 00 02`
44			`.: 01 0e c8 10.add.l #0x2,@\(0x0:32,er0\)`
45			`.*: 00 00 00 00`
46			`.*: 00 02`

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.