OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [h8300/] [miscs.s] - Blame information for rev 856

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius 
        .h8300s
2 
        .text
3 
h8300s_misc:
4 
        eepmov.b
5 
        eepmov.w
6 
        ldc.b #0,ccr
7 
        ldc.b r0l,ccr
8 
        ldc.b #0,exr
9 
        ldc.b r0l,exr
10 
        ldc.w @er0,ccr
11 
        ldc.w @(16:16,er0),ccr
12 
        ldc.w @(32:32,er0),ccr
13 
        ldc.w @er0+,ccr
14 
        ldc.w @h8300s_misc:16,ccr
15 
        ldc.w @h8300s_misc:32,ccr
16 
        ldc.w @er0,exr
17 
        ldc.w @(16:16,er0),exr
18 
        ldc.w @(32:32,er0),exr
19 
        ldc.w @er0+,exr
20 
        ldc.w @h8300s_misc:16,exr
21 
        ldc.w @h8300s_misc:32,exr
22 
;       movfpe 16:16,r0l
23 
;       movtpe r0l,16:16
24 
        nop
25 
        rte
26 
        rts
27 
        sleep
28 
        stc.b ccr,r0l
29 
        stc.b exr,r0l
30 
        stc.w ccr,@er0
31 
        stc.w ccr,@(16:16,er0)
32 
        stc.w ccr,@(32:32,er0)
33 
        stc.w ccr,@-er0
34 
        stc.w ccr,@h8300s_misc:16
35 
        stc.w ccr,@h8300s_misc:32
36 
        stc.w exr,@er0
37 
        stc.w exr,@(16:16,er0)
38 
        stc.w exr,@(32:32,er0)
39 
        stc.w exr,@-er0
40 
        stc.w exr,@h8300s_misc:16
41 
        stc.w exr,@h8300s_misc:32

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.