OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [hppa/] [basic/] [fmem.s] - Blame information for rev 816

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius
        .code
2
        .align 4
3
; Basic immediate instruction tests.  
4
;
5
; We could/should test some of the corner cases for register and 
6
; immediate fields.  We should also check the assorted field
7
; selectors to make sure they're handled correctly.
8
        fldwx %r4(%sr0,%r5),%fr6
9
        fldwx,s %r4(%sr0,%r5),%fr6
10
        fldwx,m %r4(%sr0,%r5),%fr6
11
        fldwx,sm %r4(%sr0,%r5),%fr6
12
        flddx %r4(%sr0,%r5),%fr6
13
        flddx,s %r4(%sr0,%r5),%fr6
14
        flddx,m %r4(%sr0,%r5),%fr6
15
        flddx,sm %r4(%sr0,%r5),%fr6
16
        fstwx %fr6,%r4(%sr0,%r5)
17
        fstwx,s %fr6,%r4(%sr0,%r5)
18
        fstwx,m %fr6,%r4(%sr0,%r5)
19
        fstwx,sm %fr6,%r4(%sr0,%r5)
20
        fstdx %fr6,%r4(%sr0,%r5)
21
        fstdx,s %fr6,%r4(%sr0,%r5)
22
        fstdx,m %fr6,%r4(%sr0,%r5)
23
        fstdx,sm %fr6,%r4(%sr0,%r5)
24
        fstqx %fr6,%r4(%sr0,%r5)
25
        fstqx,s %fr6,%r4(%sr0,%r5)
26
        fstqx,m %fr6,%r4(%sr0,%r5)
27
        fstqx,sm %fr6,%r4(%sr0,%r5)
28
 
29
        fldws 0(%sr0,%r5),%fr6
30
        fldws,mb 0(%sr0,%r5),%fr6
31
        fldws,ma 0(%sr0,%r5),%fr6
32
        fldds 0(%sr0,%r5),%fr6
33
        fldds,mb 0(%sr0,%r5),%fr6
34
        fldds,ma 0(%sr0,%r5),%fr6
35
        fstws %fr6,0(%sr0,%r5)
36
        fstws,mb %fr6,0(%sr0,%r5)
37
        fstws,ma %fr6,0(%sr0,%r5)
38
        fstds %fr6,0(%sr0,%r5)
39
        fstds,mb %fr6,0(%sr0,%r5)
40
        fstds,ma %fr6,0(%sr0,%r5)
41
        fstqs %fr6,0(%sr0,%r5)
42
        fstqs,mb %fr6,0(%sr0,%r5)
43
        fstqs,ma %fr6,0(%sr0,%r5)

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.