OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [i386/] [crc32-intel.d] - Blame information for rev 830

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius 
#objdump: -dwMintel
2 
#name: i386 crc32 (Intel disassembly)
3 
#source: crc32.s
4 
 
5 
.*: +file format .*
6 
 
7 
Disassembly of section .text:
8 
 
9 
0+ :
10 
[       ]*[a-f0-9]+:    f2 0f 38 f0 06          crc32  eax,BYTE PTR \[esi\]
11 
[       ]*[a-f0-9]+:    66 f2 0f 38 f1 06       crc32  eax,WORD PTR \[esi\]
12 
[       ]*[a-f0-9]+:    f2 0f 38 f1 06          crc32  eax,DWORD PTR \[esi\]
13 
[       ]*[a-f0-9]+:    f2 0f 38 f0 c0          crc32  eax,al
14 
[       ]*[a-f0-9]+:    f2 0f 38 f0 c0          crc32  eax,al
15 
[       ]*[a-f0-9]+:    66 f2 0f 38 f1 c0       crc32  eax,ax
16 
[       ]*[a-f0-9]+:    66 f2 0f 38 f1 c0       crc32  eax,ax
17 
[       ]*[a-f0-9]+:    f2 0f 38 f1 c0          crc32  eax,eax
18 
[       ]*[a-f0-9]+:    f2 0f 38 f1 c0          crc32  eax,eax
19 
[       ]*[a-f0-9]+:    f2 0f 38 f0 06          crc32  eax,BYTE PTR \[esi\]
20 
[       ]*[a-f0-9]+:    66 f2 0f 38 f1 06       crc32  eax,WORD PTR \[esi\]
21 
[       ]*[a-f0-9]+:    f2 0f 38 f1 06          crc32  eax,DWORD PTR \[esi\]
22 
[       ]*[a-f0-9]+:    f2 0f 38 f0 c0          crc32  eax,al
23 
[       ]*[a-f0-9]+:    66 f2 0f 38 f1 c0       crc32  eax,ax
24 
[       ]*[a-f0-9]+:    f2 0f 38 f1 c0          crc32  eax,eax
25 
#pass

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.