OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [i386/] [intel16.d] - Blame information for rev 832

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius 
#objdump: -dw -mi8086
2 
#name: i386 intel16
3 
#stderr: intel16.e
4 
 
5 
.*: +file format .*
6 
 
7 
Disassembly of section .text:
8 
 
9 
0+000 <.text>:
10 
   0:   66 0f bf 06 00 00 [     ]*movswl 0x0,%eax
11 
   6:   66 0f be 06 00 00 [     ]*movsbl 0x0,%eax
12 
   c:   0f be 06 00 00 [        ]*movsbw 0x0,%ax
13 
  11:   66 0f b7 06 00 00 [     ]*movzwl 0x0,%eax
14 
  17:   66 0f b6 06 00 00 [     ]*movzbl 0x0,%eax
15 
  1d:   0f b6 06 00 00 [        ]*movzbw 0x0,%ax
16 
  22:   8d 00 [         ]*lea    \(%bx,%si\),%ax
17 
  24:   8d 02 [         ]*lea    \(%bp,%si\),%ax
18 
  26:   8d 01 [         ]*lea    \(%bx,%di\),%ax
19 
  28:   8d 03 [         ]*lea    \(%bp,%di\),%ax
20 
  2a:   8d 00 [         ]*lea    \(%bx,%si\),%ax
21 
  2c:   8d 02 [         ]*lea    \(%bp,%si\),%ax
22 
  2e:   8d 01 [         ]*lea    \(%bx,%di\),%ax
23 
  30:   8d 03 [         ]*lea    \(%bp,%di\),%ax
24 
        ...

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.