OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [i386/] [reg-intel.d] - Blame information for rev 856

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius
#source: reg.s
2
#as: -J
3
#objdump: -dw -Mintel
4
#name: i386 reg (Intel mode)
5
 
6
.*: +file format .*
7
 
8
Disassembly of section .text:
9
 
10
0+ <_start>:
11
[       ]*[a-f0-9]+:    0f 71 d6 02             psrlw  mm6,0x2
12
[       ]*[a-f0-9]+:    66 0f 71 d6 02          psrlw  xmm6,0x2
13
[       ]*[a-f0-9]+:    0f 71 e6 02             psraw  mm6,0x2
14
[       ]*[a-f0-9]+:    66 0f 71 e6 02          psraw  xmm6,0x2
15
[       ]*[a-f0-9]+:    0f 71 f6 02             psllw  mm6,0x2
16
[       ]*[a-f0-9]+:    66 0f 71 f6 02          psllw  xmm6,0x2
17
[       ]*[a-f0-9]+:    0f 72 d6 02             psrld  mm6,0x2
18
[       ]*[a-f0-9]+:    66 0f 72 d6 02          psrld  xmm6,0x2
19
[       ]*[a-f0-9]+:    0f 72 e6 02             psrad  mm6,0x2
20
[       ]*[a-f0-9]+:    66 0f 72 e6 02          psrad  xmm6,0x2
21
[       ]*[a-f0-9]+:    0f 72 f6 02             pslld  mm6,0x2
22
[       ]*[a-f0-9]+:    66 0f 72 f6 02          pslld  xmm6,0x2
23
[       ]*[a-f0-9]+:    0f 73 d6 02             psrlq  mm6,0x2
24
[       ]*[a-f0-9]+:    66 0f 73 d6 02          psrlq  xmm6,0x2
25
[       ]*[a-f0-9]+:    66 0f 73 de 02          psrldq xmm6,0x2
26
[       ]*[a-f0-9]+:    0f 73 f6 02             psllq  mm6,0x2
27
[       ]*[a-f0-9]+:    66 0f 73 f6 02          psllq  xmm6,0x2
28
[       ]*[a-f0-9]+:    66 0f 73 fe 02          pslldq xmm6,0x2
29
[       ]*[a-f0-9]+:    0f 71 d6 02             psrlw  mm6,0x2
30
[       ]*[a-f0-9]+:    66 0f 71 d6 02          psrlw  xmm6,0x2
31
[       ]*[a-f0-9]+:    0f 71 e6 02             psraw  mm6,0x2
32
[       ]*[a-f0-9]+:    66 0f 71 e6 02          psraw  xmm6,0x2
33
[       ]*[a-f0-9]+:    0f 71 f6 02             psllw  mm6,0x2
34
[       ]*[a-f0-9]+:    66 0f 71 f6 02          psllw  xmm6,0x2
35
[       ]*[a-f0-9]+:    0f 72 d6 02             psrld  mm6,0x2
36
[       ]*[a-f0-9]+:    66 0f 72 d6 02          psrld  xmm6,0x2
37
[       ]*[a-f0-9]+:    0f 72 e6 02             psrad  mm6,0x2
38
[       ]*[a-f0-9]+:    66 0f 72 e6 02          psrad  xmm6,0x2
39
[       ]*[a-f0-9]+:    0f 72 f6 02             pslld  mm6,0x2
40
[       ]*[a-f0-9]+:    66 0f 72 f6 02          pslld  xmm6,0x2
41
[       ]*[a-f0-9]+:    0f 73 d6 02             psrlq  mm6,0x2
42
[       ]*[a-f0-9]+:    66 0f 73 d6 02          psrlq  xmm6,0x2
43
[       ]*[a-f0-9]+:    66 0f 73 de 02          psrldq xmm6,0x2
44
[       ]*[a-f0-9]+:    0f 73 f6 02             psllq  mm6,0x2
45
[       ]*[a-f0-9]+:    66 0f 73 f6 02          psllq  xmm6,0x2
46
[       ]*[a-f0-9]+:    66 0f 73 fe 02          pslldq xmm6,0x2
47
#pass

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.