OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [i386/] [x86-64-arch-2.d] - Blame information for rev 38

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius
#as: -march=generic64+avx+vmx+smx+xsave+aes+pclmul+fma+movbe+ept+sse5+3dnowa+svme+padlock
2
#objdump: -dw
3
#name: x86-64 arch 2
4
 
5
.*:     file format .*
6
 
7
Disassembly of section .text:
8
 
9
0+ <.text>:
10
[       ]*[a-f0-9]+:    0f 44 d8                cmove  %eax,%ebx
11
[       ]*[a-f0-9]+:    0f fc dc                paddb  %mm4,%mm3
12
[       ]*[a-f0-9]+:    f3 0f 58 dc             addss  %xmm4,%xmm3
13
[       ]*[a-f0-9]+:    f2 0f 58 dc             addsd  %xmm4,%xmm3
14
[       ]*[a-f0-9]+:    66 0f d0 dc             addsubpd %xmm4,%xmm3
15
[       ]*[a-f0-9]+:    66 0f 38 01 dc          phaddw %xmm4,%xmm3
16
[       ]*[a-f0-9]+:    66 0f 38 41 d9          phminposuw %xmm1,%xmm3
17
[       ]*[a-f0-9]+:    f2 0f 38 f1 d9          crc32l %ecx,%ebx
18
[       ]*[a-f0-9]+:    c5 fc 77                vzeroall
19
[       ]*[a-f0-9]+:    0f 01 c4                vmxoff
20
[       ]*[a-f0-9]+:    0f 37                   getsec
21
[       ]*[a-f0-9]+:    0f 01 d0                xgetbv
22
[       ]*[a-f0-9]+:    66 0f 38 dc 01          aesenc \(%rcx\),%xmm0
23
[       ]*[a-f0-9]+:    66 0f 3a 44 c1 08       pclmulqdq \$0x8,%xmm1,%xmm0
24
[       ]*[a-f0-9]+:    c4 e3 cd 69 fc 20       vfmaddpd %ymm4,%ymm6,%ymm2,%ymm7
25
[       ]*[a-f0-9]+:    0f 38 f0 19             movbe  \(%rcx\),%ebx
26
[       ]*[a-f0-9]+:    66 0f 38 80 19          invept \(%rcx\),%rbx
27
[       ]*[a-f0-9]+:    0f 0f dc b7             pmulhrw %mm4,%mm3
28
[       ]*[a-f0-9]+:    0f 0f dc bb             pswapd %mm4,%mm3
29
[       ]*[a-f0-9]+:    f2 0f 79 ca             insertq %xmm2,%xmm1
30
[       ]*[a-f0-9]+:    0f 01 da                vmload
31
[       ]*[a-f0-9]+:    f3 0f bd d9             lzcnt  %ecx,%ebx
32
[       ]*[a-f0-9]+:    0f 7a 12 ca             frczss %xmm2,%xmm1
33
[       ]*[a-f0-9]+:    0f a7 c0                xstore-rng
34
#pass

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.