OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [i386/] [x86-64-crc32-intel.d] - Blame information for rev 816

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius
#objdump: -drwMintel
2
#name: x86-64 crc32 (Intel mode)
3
#source: x86-64-crc32.s
4
 
5
.*: +file format .*
6
 
7
Disassembly of section .text:
8
 
9
0+ :
10
[       ]*[a-f0-9]+:    f2 0f 38 f0 06          crc32  eax,BYTE PTR \[rsi\]
11
[       ]*[a-f0-9]+:    f2 48 0f 38 f0 06       crc32  rax,BYTE PTR \[rsi\]
12
[       ]*[a-f0-9]+:    66 f2 0f 38 f1 06       crc32  eax,WORD PTR \[rsi\]
13
[       ]*[a-f0-9]+:    f2 0f 38 f1 06          crc32  eax,DWORD PTR \[rsi\]
14
[       ]*[a-f0-9]+:    f2 48 0f 38 f1 06       crc32  rax,QWORD PTR \[rsi\]
15
[       ]*[a-f0-9]+:    f2 0f 38 f0 c0          crc32  eax,al
16
[       ]*[a-f0-9]+:    f2 0f 38 f0 c0          crc32  eax,al
17
[       ]*[a-f0-9]+:    f2 48 0f 38 f0 c0       crc32  rax,al
18
[       ]*[a-f0-9]+:    f2 48 0f 38 f0 c0       crc32  rax,al
19
[       ]*[a-f0-9]+:    66 f2 0f 38 f1 c0       crc32  eax,ax
20
[       ]*[a-f0-9]+:    66 f2 0f 38 f1 c0       crc32  eax,ax
21
[       ]*[a-f0-9]+:    f2 0f 38 f1 c0          crc32  eax,eax
22
[       ]*[a-f0-9]+:    f2 0f 38 f1 c0          crc32  eax,eax
23
[       ]*[a-f0-9]+:    f2 48 0f 38 f1 c0       crc32  rax,rax
24
[       ]*[a-f0-9]+:    f2 48 0f 38 f1 c0       crc32  rax,rax
25
[       ]*[a-f0-9]+:    f2 48 0f 38 f0 06       crc32  rax,BYTE PTR \[rsi\]
26
[       ]*[a-f0-9]+:    f2 0f 38 f0 06          crc32  eax,BYTE PTR \[rsi\]
27
[       ]*[a-f0-9]+:    66 f2 0f 38 f1 06       crc32  eax,WORD PTR \[rsi\]
28
[       ]*[a-f0-9]+:    f2 0f 38 f1 06          crc32  eax,DWORD PTR \[rsi\]
29
[       ]*[a-f0-9]+:    f2 48 0f 38 f1 06       crc32  rax,QWORD PTR \[rsi\]
30
[       ]*[a-f0-9]+:    f2 0f 38 f0 c0          crc32  eax,al
31
[       ]*[a-f0-9]+:    f2 48 0f 38 f0 c0       crc32  rax,al
32
[       ]*[a-f0-9]+:    66 f2 0f 38 f1 c0       crc32  eax,ax
33
[       ]*[a-f0-9]+:    f2 0f 38 f1 c0          crc32  eax,eax
34
[       ]*[a-f0-9]+:    f2 48 0f 38 f1 c0       crc32  rax,rax
35
#pass

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.