OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [i386/] [x86-64-drx.d] - Blame information for rev 856

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius
#objdump: -dw
2
#name: x86-64 debug register related opcodes
3
 
4
.*: +file format .*
5
 
6
Disassembly of section .text:
7
 
8
0+ <_start>:
9
[       ]*[0-9a-f]+:    44 0f 21 c0[    ]+movq?[        ]+?%db8,%rax
10
[       ]*[0-9a-f]+:    44 0f 21 c7[    ]+movq?[        ]+?%db8,%rdi
11
[       ]*[0-9a-f]+:    44 0f 23 c0[    ]+movq?[        ]+?%rax,%db8
12
[       ]*[0-9a-f]+:    44 0f 23 c7[    ]+movq?[        ]+?%rdi,%db8
13
[       ]*[0-9a-f]+:    44 0f 21 c0[    ]+movq?[        ]+?%db8,%rax
14
[       ]*[0-9a-f]+:    44 0f 21 c7[    ]+movq?[        ]+?%db8,%rdi
15
[       ]*[0-9a-f]+:    44 0f 23 c0[    ]+movq?[        ]+?%rax,%db8
16
[       ]*[0-9a-f]+:    44 0f 23 c7[    ]+movq?[        ]+?%rdi,%db8
17
[       ]*[0-9a-f]+:    44 0f 21 c0[    ]+movq?[        ]+?%db8,%rax
18
[       ]*[0-9a-f]+:    44 0f 21 c7[    ]+movq?[        ]+?%db8,%rdi
19
[       ]*[0-9a-f]+:    44 0f 23 c0[    ]+movq?[        ]+?%rax,%db8
20
[       ]*[0-9a-f]+:    44 0f 23 c7[    ]+movq?[        ]+?%rdi,%db8

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.