OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [i386/] [x86-64-inval-crc32.l] - Blame information for rev 830

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius
.*: Assembler messages:
2
.*:6: Error: .*
3
.*:7: Error: .*
4
.*:8: Error: .*
5
.*:9: Error: .*
6
.*:10: Error: .*
7
.*:11: Error: .*
8
.*:12: Error: .*
9
.*:13: Error: .*
10
.*:14: Error: .*
11
.*:15: Error: .*
12
.*:16: Error: .*
13
.*:17: Error: .*
14
.*:18: Error: .*
15
.*:19: Error: .*
16
.*:20: Error: .*
17
.*:21: Error: .*
18
.*:24: Error: .*
19
.*:25: Error: .*
20
.*:26: Error: .*
21
.*:27: Error: .*
22
.*:28: Error: .*
23
.*:29: Error: .*
24
.*:30: Error: .*
25
.*:31: Error: .*
26
.*:32: Error: .*
27
.*:33: Error: .*
28
.*:34: Error: .*
29
GAS LISTING .*
30
 
31
 
32
[       ]*1[    ]+\# Check illegal 64bit crc32 in SSE4\.2
33
[       ]*2[    ]+
34
[       ]*3[    ]+\.text
35
[       ]*4[    ]+foo:
36
[       ]*5[    ]+
37
[       ]*6[    ]+crc32b \(%rsi\), %al
38
[       ]*7[    ]+crc32w \(%rsi\), %ax
39
[       ]*8[    ]+crc32 \(%rsi\), %al
40
[       ]*9[    ]+crc32 \(%rsi\), %ax
41
[       ]*10[   ]+crc32 \(%rsi\), %eax
42
[       ]*11[   ]+crc32 \(%rsi\), %rax
43
[       ]*12[   ]+crc32  %al, %al
44
[       ]*13[   ]+crc32b  %al, %al
45
[       ]*14[   ]+crc32  %ax, %ax
46
[       ]*15[   ]+crc32w  %ax, %ax
47
[       ]*16[   ]+crc32  %rax, %eax
48
[       ]*17[   ]+crc32  %eax, %rax
49
[       ]*18[   ]+crc32l  %rax, %eax
50
[       ]*19[   ]+crc32l  %eax, %rax
51
[       ]*20[   ]+crc32q  %eax, %rax
52
[       ]*21[   ]+crc32q  %rax, %eax
53
[       ]*22[   ]+
54
[       ]*23[   ]+\.intel_syntax noprefix
55
[       ]*24[   ]+crc32  al,byte ptr \[rsi\]
56
[       ]*25[   ]+crc32  ax, word ptr \[rsi\]
57
[       ]*26[   ]+crc32  rax,word ptr \[rsi\]
58
[       ]*27[   ]+crc32  rax,dword ptr \[rsi\]
59
[       ]*28[   ]+crc32  al,\[rsi\]
60
[       ]*29[   ]+crc32  ax,\[rsi\]
61
[       ]*30[   ]+crc32  eax,\[rsi\]
62
[       ]*31[   ]+crc32  rax,\[rsi\]
63
[       ]*32[   ]+crc32  al,al
64
[       ]*33[   ]+crc32  ax, ax
65
[       ]*34[   ]+crc32  rax,eax

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.