OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [i386/] [x86-64-mem.s] - Blame information for rev 856

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius 
# Check 64bit instructions with one memory operand
2 
 
3 
        .text
4 
_start:
5 
 
6 
sgdt (%rsi)
7 
sidt (%rsi)
8 
lgdt (%rsi)
9 
lidt (%rsi)
10 
invlpg (%rsi)
11 
cmpxchg8b (%rsi)
12 
cmpxchg16b (%rsi)
13 
vmptrld (%rsi)
14 
vmclear (%rsi)
15 
vmxon (%rsi)
16 
vmptrst (%rsi)
17 
fxsave (%rsi)
18 
fxrstor (%rsi)
19 
ldmxcsr (%rsi)
20 
stmxcsr (%rsi)
21 
clflush (%rsi)
22 
 
23 
.intel_syntax noprefix
24 
sgdt [rsi]
25 
sidt [rsi]
26 
lgdt [rsi]
27 
lidt [rsi]
28 
invlpg [rsi]
29 
cmpxchg8b qword ptr [rsi]
30 
cmpxchg16b oword ptr [rsi]
31 
vmptrld qword ptr [rsi]
32 
vmclear qword ptr [rsi]
33 
vmxon qword ptr [rsi]
34 
vmptrst qword ptr [rsi]
35 
fxsave [rsi]
36 
fxrstor [rsi]
37 
ldmxcsr dword ptr [rsi]
38 
stmxcsr dword ptr [rsi]
39 
clflush byte ptr [rsi]
40 
 
41 
.p2align 4,0

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.