OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [i386/] [x86-64-opcode-inval-intel.d] - Blame information for rev 816

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius
#as: --32
2
#source: x86-64-opcode-inval.s
3
#objdump: -dw -Mx86-64 -Mintel
4
#name: 64bit illegal opcodes (Intel mode)
5
 
6
.*: +file format .*
7
 
8
Disassembly of section .text:
9
 
10
0+ :
11
[       ]*[a-f0-9]+:    37                      \(bad\)
12
 
13
0+1 :
14
[       ]*[a-f0-9]+:    d5                      \(bad\)
15
[       ]*[a-f0-9]+:    0a d5                   or     dl,ch
16
 
17
0+3 :
18
[       ]*[a-f0-9]+:    d5                      \(bad\)
19
[       ]*[a-f0-9]+:    02 d4                   add    dl,ah
20
 
21
0+5 :
22
[       ]*[a-f0-9]+:    d4                      \(bad\)
23
[       ]*[a-f0-9]+:    0a d4                   or     dl,ah
24
 
25
0+7 :
26
[       ]*[a-f0-9]+:    d4                      \(bad\)
27
[       ]*[a-f0-9]+:    02 3f                   add    bh,BYTE PTR \[rdi\]
28
 
29
0+9 :
30
[       ]*[a-f0-9]+:    3f                      \(bad\)
31
 
32
0+a :
33
[       ]*[a-f0-9]+:    62                      \(bad\)
34
[       ]*[a-f0-9]+:    10 27                   adc    BYTE PTR \[rdi\],ah
35
 
36
0+c :
37
[       ]*[a-f0-9]+:    27                      \(bad\)
38
 
39
0+d :
40
[       ]*[a-f0-9]+:    2f                      \(bad\)
41
 
42
0+e :
43
[       ]*[a-f0-9]+:    ce                      \(bad\)
44
 
45
0+f :
46
[       ]*[a-f0-9]+:    60                      \(bad\)
47
 
48
0+10 :
49
[       ]*[a-f0-9]+:    61                      \(bad\)
50
#pass

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.