OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [i386/] [x86-64-rep.d] - Blame information for rev 856

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius
#objdump: -dw
2
#name: x86-64 rep prefix
3
 
4
.*: +file format .*
5
 
6
Disassembly of section .text:
7
 
8
0+ <_start>:
9
   0:   f3 6c[  ]+rep insb \(%dx\),%es:\(%rdi\)
10
   2:   f3 6e[  ]+rep outsb %ds:\(%rsi\),\(%dx\)
11
   4:   f3 a4[  ]+rep movsb %ds:\(%rsi\),%es:\(%rdi\)
12
   6:   f3 ac[  ]+rep lods %ds:\(%rsi\),%al
13
   8:   f3 aa[  ]+rep stos %al,%es:\(%rdi\)
14
   a:   f3 a6[  ]+repz cmpsb %es:\(%rdi\),%ds:\(%rsi\)
15
   c:   f3 ae[  ]+repz scas %es:\(%rdi\),%al
16
   e:   66 f3 6d[       ]+rep insw \(%dx\),%es:\(%rdi\)
17
  11:   66 f3 6f[       ]+rep outsw %ds:\(%rsi\),\(%dx\)
18
  14:   66 f3 a5[       ]+rep movsw %ds:\(%rsi\),%es:\(%rdi\)
19
  17:   66 f3 ad[       ]+rep lods %ds:\(%rsi\),%ax
20
  1a:   66 f3 ab[       ]+rep stos %ax,%es:\(%rdi\)
21
  1d:   66 f3 a7[       ]+repz cmpsw %es:\(%rdi\),%ds:\(%rsi\)
22
  20:   66 f3 af[       ]+repz scas %es:\(%rdi\),%ax
23
  23:   f3 6d[  ]+rep insl \(%dx\),%es:\(%rdi\)
24
  25:   f3 6f[  ]+rep outsl %ds:\(%rsi\),\(%dx\)
25
  27:   f3 a5[  ]+rep movsl %ds:\(%rsi\),%es:\(%rdi\)
26
  29:   f3 ad[  ]+rep lods %ds:\(%rsi\),%eax
27
  2b:   f3 ab[  ]+rep stos %eax,%es:\(%rdi\)
28
  2d:   f3 a7[  ]+repz cmpsl %es:\(%rdi\),%ds:\(%rsi\)
29
  2f:   f3 af[  ]+repz scas %es:\(%rdi\),%eax
30
  31:   f3 48 a5[       ]+rep movsq %ds:\(%rsi\),%es:\(%rdi\)
31
  34:   f3 48 ad[       ]+rep lods %ds:\(%rsi\),%rax
32
  37:   f3 48 ab[       ]+rep stos %rax,%es:\(%rdi\)
33
  3a:   f3 48 a7[       ]+repz cmpsq %es:\(%rdi\),%ds:\(%rsi\)
34
  3d:   f3 48 af[       ]+repz scas %es:\(%rdi\),%rax
35
  40:   67 f3 6c[       ]+rep addr32 insb \(%dx\),%es:\(%edi\)
36
  43:   67 f3 6e[       ]+rep addr32 outsb %ds:\(%esi\),\(%dx\)
37
  46:   67 f3 a4[       ]+rep addr32 movsb %ds:\(%esi\),%es:\(%edi\)
38
  49:   67 f3 ac[       ]+rep addr32 lods %ds:\(%esi\),%al
39
  4c:   67 f3 aa[       ]+rep addr32 stos %al,%es:\(%edi\)
40
  4f:   67 f3 a6[       ]+repz addr32 cmpsb %es:\(%edi\),%ds:\(%esi\)
41
  52:   67 f3 ae[       ]+repz addr32 scas %es:\(%edi\),%al
42
  55:   67 66 f3 6d[    ]+rep addr32 insw \(%dx\),%es:\(%edi\)
43
  59:   67 66 f3 6f[    ]+rep addr32 outsw %ds:\(%esi\),\(%dx\)
44
  5d:   67 66 f3 a5[    ]+rep addr32 movsw %ds:\(%esi\),%es:\(%edi\)
45
  61:   67 66 f3 ad[    ]+rep addr32 lods %ds:\(%esi\),%ax
46
  65:   67 66 f3 ab[    ]+rep addr32 stos %ax,%es:\(%edi\)
47
  69:   67 66 f3 a7[    ]+repz addr32 cmpsw %es:\(%edi\),%ds:\(%esi\)
48
  6d:   67 66 f3 af[    ]+repz addr32 scas %es:\(%edi\),%ax
49
  71:   67 f3 6d[       ]+rep addr32 insl \(%dx\),%es:\(%edi\)
50
  74:   67 f3 6f[       ]+rep addr32 outsl %ds:\(%esi\),\(%dx\)
51
  77:   67 f3 a5[       ]+rep addr32 movsl %ds:\(%esi\),%es:\(%edi\)
52
  7a:   67 f3 ad[       ]+rep addr32 lods %ds:\(%esi\),%eax
53
  7d:   67 f3 ab[       ]+rep addr32 stos %eax,%es:\(%edi\)
54
  80:   67 f3 a7[       ]+repz addr32 cmpsl %es:\(%edi\),%ds:\(%esi\)
55
  83:   67 f3 af[       ]+repz addr32 scas %es:\(%edi\),%eax
56
  86:   67 f3 48 a5[    ]+rep addr32 movsq %ds:\(%esi\),%es:\(%edi\)
57
  8a:   67 f3 48 ad[    ]+rep addr32 lods %ds:\(%esi\),%rax
58
  8e:   67 f3 48 ab[    ]+rep addr32 stos %rax,%es:\(%edi\)
59
  92:   67 f3 48 a7[    ]+repz addr32 cmpsq %es:\(%edi\),%ds:\(%esi\)
60
  96:   67 f3 48 af[    ]+repz addr32 scas %es:\(%edi\),%rax
61
#pass

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.