OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [i860/] [README.i860] - Blame information for rev 816

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius
 
2
Testsuite for the i860 version of the GNU assembler
3
---------------------------------------------------
4
 
5
This is a simple testsuite for the i860 assembler.  It currently
6
consists mostly of testcases for checking that every instruction is
7
parsed correctly and that correct object code is generated (these
8
are called "blah.s").  The files called "blah-err.s" test for error
9
conditions.
10
 
11
The suite includes testcases for the base i860XR instruction set as well
12
as the enhanced i860XP instructions and control registers.
13
 
14
The expected results files were generated using the UNIX System V/i860
15
Release 4 vendor assembler (/usr/ccs/bin/as -V reports version
16
"Standard C Development Environment  (SCDE) 5.0 12/08/89").  This
17
way GAS/i860 is tested against a known good assembler.
18
 
19
TODO:
20
 - Relocation testing is basically non-existent.
21
 - pst.d (pixel store) is the only instruction with no testcase.
22
 - Some pseudo instructions need testcases (mov, all pfmov, etc.).
23
 - More tests for dual instruction mode: check that dual mode has a
24
   proper pair (FLOP/core) of instructions, and other error conditions.
25
 - Most current testcases use the default AT&T/SVR4 syntax; a few simple
26
   tests of the Intel syntax should be added to prevent bitrot (including
27
   relocatable expression syntax, etc).  Test file dual03.s uses Intel
28
   syntax lightly (i.e., register names without '%' prefix).
29
 
30
Contact me (Jason Eckhardt, jle@rice.edu) if you'd like to help.
31
 
32
Known testsuite failures:
33
  - none.
34
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.