OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [i860/] [pfsm.s] - Blame information for rev 38

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius 
# pfsm.p family (p={ss,sd,dd})
2 
 
3 
        .text
4 
 
5 
        # pfsm without dual bit
6 
        r2s1.ss %f0,%f1,%f2
7 
        r2s1.sd %f3,%f4,%f5
8 
        r2s1.dd %f0,%f2,%f4
9 
 
10 
        r2st.ss %f1,%f2,%f3
11 
        r2st.sd %f4,%f5,%f6
12 
        r2st.dd %f2,%f4,%f6
13 
 
14 
        r2as1.ss        %f2,%f3,%f4
15 
        r2as1.sd        %f6,%f7,%f8
16 
        r2as1.dd        %f4,%f6,%f8
17 
 
18 
        r2ast.ss        %f3,%f4,%f5
19 
        r2ast.sd        %f7,%f8,%f9
20 
        r2ast.dd        %f6,%f8,%f10
21 
 
22 
        i2s1.ss %f4,%f5,%f6
23 
        i2s1.sd %f8,%f9,%f10
24 
        i2s1.dd %f12,%f14,%f16
25 
 
26 
        i2st.ss %f7,%f8,%f9
27 
        i2st.sd %f11,%f12,%f13
28 
        i2st.dd %f14,%f16,%f18
29 
 
30 
        i2as1.ss        %f10,%f11,%f12
31 
        i2as1.sd        %f14,%f15,%f16
32 
        i2as1.dd        %f16,%f18,%f20
33 
 
34 
        i2ast.ss        %f13,%f14,%f15
35 
        i2ast.sd        %f17,%f18,%f19
36 
        i2ast.dd        %f18,%f20,%f22
37 
 
38 
        rat1s2.ss       %f14,%f15,%f16
39 
        rat1s2.sd       %f20,%f21,%f22
40 
        rat1s2.dd       %f20,%f22,%f24
41 
 
42 
        m12asm.ss       %f15,%f16,%f17
43 
        m12asm.sd       %f23,%f24,%f25
44 
        m12asm.dd       %f22,%f24,%f26
45 
 
46 
        ra1s2.ss        %f18,%f19,%f20
47 
        ra1s2.sd        %f26,%f27,%f28
48 
        ra1s2.dd        %f20,%f22,%f24
49 
 
50 
        m12ttsa.ss      %f19,%f20,%f21
51 
        m12ttsa.sd      %f29,%f30,%f31
52 
        m12ttsa.dd      %f22,%f24,%f26
53 
 
54 
        iat1s2.ss       %f20,%f21,%f22
55 
        iat1s2.sd       %f0,%f1,%f2
56 
        iat1s2.dd       %f24,%f26,%f28
57 
 
58 
        m12tsm.ss       %f21,%f22,%f23
59 
        m12tsm.sd       %f3,%f4,%f5
60 
        m12tsm.dd       %f30,%f0,%f2
61 
 
62 
        ia1s2.ss        %f22,%f23,%f24
63 
        ia1s2.sd        %f6,%f7,%f8
64 
        ia1s2.dd        %f4,%f6,%f8
65 
 
66 
        m12tsa.ss       %f23,%f24,%f25
67 
        m12tsa.sd       %f9,%f10,%f11
68 
        m12tsa.dd       %f6,%f8,%f10
69 
 
70 
        # pfsm with dual bit
71 
        d.r2s1.ss       %f0,%f1,%f2
72 
        nop
73 
        d.r2s1.sd       %f3,%f4,%f5
74 
        nop
75 
        d.r2s1.dd       %f0,%f2,%f4
76 
        nop
77 
 
78 
        d.r2st.ss       %f1,%f2,%f3
79 
        nop
80 
        d.r2st.sd       %f4,%f5,%f6
81 
        nop
82 
        d.r2st.dd       %f2,%f4,%f6
83 
        nop
84 
 
85 
        d.r2as1.ss      %f2,%f3,%f4
86 
        nop
87 
        d.r2as1.sd      %f6,%f7,%f8
88 
        nop
89 
        d.r2as1.dd      %f4,%f6,%f8
90 
        nop
91 
 
92 
        d.r2ast.ss      %f3,%f4,%f5
93 
        nop
94 
        d.r2ast.sd      %f7,%f8,%f9
95 
        nop
96 
        d.r2ast.dd      %f6,%f8,%f10
97 
        nop
98 
 
99 
        d.i2s1.ss       %f4,%f5,%f6
100 
        nop
101 
        d.i2s1.sd       %f8,%f9,%f10
102 
        nop
103 
        d.i2s1.dd       %f12,%f14,%f16
104 
        nop
105 
 
106 
        d.i2st.ss       %f7,%f8,%f9
107 
        nop
108 
        d.i2st.sd       %f11,%f12,%f13
109 
        nop
110 
        d.i2st.dd       %f14,%f16,%f18
111 
        nop
112 
 
113 
        d.i2as1.ss      %f10,%f11,%f12
114 
        nop
115 
        d.i2as1.sd      %f14,%f15,%f16
116 
        nop
117 
        d.i2as1.dd      %f16,%f18,%f20
118 
        nop
119 
 
120 
        d.i2ast.ss      %f13,%f14,%f15
121 
        nop
122 
        d.i2ast.sd      %f17,%f18,%f19
123 
        nop
124 
        d.i2ast.dd      %f18,%f20,%f22
125 
        nop
126 
 
127 
        d.rat1s2.ss     %f14,%f15,%f16
128 
        nop
129 
        d.rat1s2.sd     %f20,%f21,%f22
130 
        nop
131 
        d.rat1s2.dd     %f20,%f22,%f24
132 
        nop
133 
 
134 
        d.m12asm.ss     %f15,%f16,%f17
135 
        nop
136 
        d.m12asm.sd     %f23,%f24,%f25
137 
        nop
138 
        d.m12asm.dd     %f22,%f24,%f26
139 
        nop
140 
 
141 
        d.ra1s2.ss      %f18,%f19,%f20
142 
        nop
143 
        d.ra1s2.sd      %f26,%f27,%f28
144 
        nop
145 
        d.ra1s2.dd      %f20,%f22,%f24
146 
        nop
147 
 
148 
        d.m12ttsa.ss    %f19,%f20,%f21
149 
        nop
150 
        d.m12ttsa.sd    %f29,%f30,%f31
151 
        nop
152 
        d.m12ttsa.dd    %f22,%f24,%f26
153 
        nop
154 
 
155 
        d.iat1s2.ss     %f20,%f21,%f22
156 
        nop
157 
        d.iat1s2.sd     %f0,%f1,%f2
158 
        nop
159 
        d.iat1s2.dd     %f24,%f26,%f28
160 
        nop
161 
 
162 
        d.m12tsm.ss     %f21,%f22,%f23
163 
        nop
164 
        d.m12tsm.sd     %f3,%f4,%f5
165 
        nop
166 
        d.m12tsm.dd     %f30,%f0,%f2
167 
        nop
168 
 
169 
        d.ia1s2.ss      %f22,%f23,%f24
170 
        nop
171 
        d.ia1s2.sd      %f6,%f7,%f8
172 
        nop
173 
        d.ia1s2.dd      %f4,%f6,%f8
174 
        nop
175 
 
176 
        d.m12tsa.ss     %f23,%f24,%f25
177 
        nop
178 
        d.m12tsa.sd     %f9,%f10,%f11
179 
        nop
180 
        d.m12tsa.dd     %f6,%f8,%f10
181 
        nop
182 
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.