OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [i860/] [system.d] - Blame information for rev 816

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius
#as:
2
#objdump: -dr
3
#name: i860 system
4
 
5
.*: +file format .*
6
 
7
Disassembly of section \.text:
8
 
9
00000000 <\.text>:
10
   0:   01 00 00 4c     lock
11
   4:   07 00 00 4c     unlock
12
   8:   04 00 00 4c     intovr
13
   c:   00 00 00 44     trap    %r0,%r0,%r0
14
  10:   00 f8 ff 47     trap    %r31,%r31,%r31
15
  14:   00 08 b2 44     trap    %r1,%r5,%r18
16
  18:   00 f8 86 46     trap    %r31,%r20,%r6
17
  1c:   00 00 01 30     ld.c    %fir,%r1
18
  20:   00 00 1f 30     ld.c    %fir,%r31
19
  24:   00 00 25 30     ld.c    %psr,%r5
20
  28:   00 00 3e 30     ld.c    %psr,%r30
21
  2c:   00 00 4a 30     ld.c    %dirbase,%r10
22
  30:   00 00 42 30     ld.c    %dirbase,%sp
23
  34:   00 00 75 30     ld.c    %db,%r21
24
  38:   00 00 60 30     ld.c    %db,%r0
25
  3c:   00 00 9c 30     ld.c    %fsr,%r28
26
  40:   00 00 8c 30     ld.c    %fsr,%r12
27
  44:   00 00 bf 30     ld.c    %epsr,%r31
28
  48:   00 00 a6 30     ld.c    %epsr,%r6
29
  4c:   00 00 00 38     st.c    %r0,%fir
30
  50:   00 f0 00 38     st.c    %r30,%fir
31
  54:   00 38 20 38     st.c    %r7,%psr
32
  58:   00 f8 20 38     st.c    %r31,%psr
33
  5c:   00 58 40 38     st.c    %r11,%dirbase
34
  60:   00 18 40 38     st.c    %fp,%dirbase
35
  64:   00 b0 60 38     st.c    %r22,%db
36
  68:   00 78 60 38     st.c    %r15,%db
37
  6c:   00 e8 80 38     st.c    %r29,%fsr
38
  70:   00 68 80 38     st.c    %r13,%fsr
39
  74:   00 20 a0 38     st.c    %r4,%epsr
40
  78:   00 30 a0 38     st.c    %r6,%epsr
41
  7c:   04 00 00 34     flush   0\(%r0\)
42
  80:   84 00 20 34     flush   128\(%r1\)
43
  84:   04 01 40 34     flush   256\(%sp\)
44
  88:   04 02 60 34     flush   512\(%fp\)
45
  8c:   04 04 80 34     flush   1024\(%r4\)
46
  90:   04 10 a0 34     flush   4096\(%r5\)
47
  94:   04 20 c0 34     flush   8192\(%r6\)
48
  98:   04 40 e0 34     flush   16384\(%r7\)
49
  9c:   04 c0 00 35     flush   -16384\(%r8\)
50
  a0:   04 e0 20 35     flush   -8192\(%r9\)
51
  a4:   04 f0 40 35     flush   -4096\(%r10\)
52
  a8:   04 fc 60 35     flush   -1024\(%r11\)
53
  ac:   04 fe 80 35     flush   -512\(%r12\)
54
  b0:   0c ff a0 35     flush   -248\(%r13\)
55
  b4:   e4 ff c0 35     flush   -32\(%r14\)
56
  b8:   f4 ff c0 35     flush   -16\(%r14\)
57
  bc:   05 00 00 34     flush   0\(%r0\)\+\+
58
  c0:   85 00 20 34     flush   128\(%r1\)\+\+
59
  c4:   05 01 40 34     flush   256\(%sp\)\+\+
60
  c8:   05 02 60 34     flush   512\(%fp\)\+\+
61
  cc:   05 04 80 34     flush   1024\(%r4\)\+\+
62
  d0:   05 10 c0 36     flush   4096\(%r22\)\+\+
63
  d4:   05 20 e0 36     flush   8192\(%r23\)\+\+
64
  d8:   05 40 00 37     flush   16384\(%r24\)\+\+
65
  dc:   05 c0 20 37     flush   -16384\(%r25\)\+\+
66
  e0:   05 e0 40 37     flush   -8192\(%r26\)\+\+
67
  e4:   05 f0 60 37     flush   -4096\(%r27\)\+\+
68
  e8:   05 fc 80 37     flush   -1024\(%r28\)\+\+
69
  ec:   05 fe a0 37     flush   -512\(%r29\)\+\+
70
  f0:   0d ff c0 37     flush   -248\(%r30\)\+\+
71
  f4:   25 00 e0 37     flush   32\(%r31\)\+\+
72
  f8:   15 00 e0 37     flush   16\(%r31\)\+\+

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.