OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [iq2000/] [oddldw.s] - Blame information for rev 832

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius
# This test case includes a single case of a load hazard, whereby an
2
# instruction references a register which is the target of a load.
3
# The assembler must warn about this!
4
 
5
.data
6
foodata:
7
        .word 42
8
 
9
.text
10
        ldw %1, foodata(%12)

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.