OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [m68hc11/] [insns12.s] - Blame information for rev 156

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius
# Test for correct generation of 68HC12 specific insns.
2
 
3
        .sect .text
4
 
5
;; Test the call insns
6
call_test:
7
        call    _foo            ; 24-bit reloc
8
        call    _foo,1          ; 16-bit reloc, immediate page specification
9
        call    _foo,%page(foo_page)    ; 16-bit reloc and 8-bit page reloc
10
        call    0,x,3            ; 8-bit page reloc
11
        call    4,y,12
12
        call    7,sp,13
13
        call    12,x,%page(foo_page)    ; 8-bit page reloc
14
        call    4,y,%page(foo_page)
15
        call    7,sp,%page(foo_page)
16
        call    [d,x]           ; No reloc
17
        ldab    [32767,sp]
18
        call    [2048,sp]       ; No reloc
19
        call    [_foo,x]        ; 16-bit reloc
20
        rtc
21
;; Test special insn
22
special_test:
23
        emacs   _foo    ; Wonderful, Emacs as a single instruction!
24
 
25
;; Min instruction
26
        maxa    0,x
27
        maxa    819,y
28
        maxa    [d,x]
29
        maxa    [_foo,x]
30
 
31
        maxm    0,x
32
        maxm    819,y
33
        maxm    [d,x]
34
        maxm    [_foo,x]
35
 
36
        emaxd   0,x
37
        emaxd   819,y
38
        emaxd   [d,x]
39
        emaxd   [_foo,x]
40
 
41
        emaxm   0,x
42
        emaxm   819,y
43
        emaxm   [d,x]
44
        emaxm   [_foo,x]
45
 
46
;; Min instruction
47
        mina    0,x
48
        mina    819,y
49
        mina    [d,x]
50
        mina    [_foo,x]
51
 
52
        minm    0,x
53
        minm    819,y
54
        minm    [d,x]
55
        minm    [_foo,x]
56
 
57
        emind   0,x
58
        emind   819,y
59
        emind   [d,x]
60
        emind   [_foo,x]
61
;; Mul
62
        emul
63
        emuls
64
        etbl    3,x
65
        etbl    4,pc
66
 
67
;;
68
        rev
69
        revw
70
        wav
71
;;

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.