OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [mips/] [and.d] - Blame information for rev 830

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius 
#objdump: -dr --prefix-addresses
2 
#name: MIPS and
3 
#as: -32
4 
 
5 
# Test the and macro.
6 
 
7 
.*: +file format .*mips.*
8 
 
9 
Disassembly of section .text:
10 
0+0000 <[^>]*> andi a0,a0,0x0
11 
0+0004 <[^>]*> andi a0,a0,0x1
12 
0+0008 <[^>]*> andi a0,a0,0x8000
13 
0+000c <[^>]*> li   at,-32768
14 
0+0010 <[^>]*> and  a0,a0,at
15 
0+0014 <[^>]*> lui  at,0x1
16 
0+0018 <[^>]*> and  a0,a0,at
17 
0+001c <[^>]*> lui  at,0x1
18 
0+0020 <[^>]*> ori  at,at,0xa5a5
19 
0+0024 <[^>]*> and  a0,a0,at
20 
0+0028 <[^>]*> ori  a0,a1,0x0
21 
0+002c <[^>]*> nor  a0,a0,zero
22 
0+0030 <[^>]*> ori  a0,a1,0x1
23 
0+0034 <[^>]*> nor  a0,a0,zero
24 
0+0038 <[^>]*> ori  a0,a1,0x8000
25 
0+003c <[^>]*> nor  a0,a0,zero
26 
0+0040 <[^>]*> li   at,-32768
27 
0+0044 <[^>]*> nor  a0,a1,at
28 
0+0048 <[^>]*> lui  at,0x1
29 
0+004c <[^>]*> nor  a0,a1,at
30 
0+0050 <[^>]*> lui  at,0x1
31 
0+0054 <[^>]*> ori  at,at,0xa5a5
32 
0+0058 <[^>]*> nor  a0,a1,at
33 
0+005c <[^>]*> ori  a0,a1,0x0
34 
0+0060 <[^>]*> xori a0,a1,0x0
35 
        ...

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.