OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [mips/] [branch-misc-3.d] - Blame information for rev 816

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius
#as: -march=mips1 -32
2
#objdump: -dz
3
#name: MIPS coprocessor branches
4
 
5
.*file format .*
6
 
7
Disassembly .*:
8
 
9
0+00 <.*>:
10
.*      ctc1    a0,\$31
11
.*      b       .*
12
.*      nop
13
#
14
.*      ctc1    a0,\$31
15
.*      nop
16
.*      nop
17
.*      bc1t    .*
18
.*      nop
19
#
20
.*      c\.eq\.s        \$f0,\$f2
21
.*      b       .*
22
.*      nop
23
#
24
.*      c\.eq\.s        \$f0,\$f2
25
.*      nop
26
.*      bc1t    .*
27
.*      nop
28
#
29
.*      ctc1    a0,\$31
30
.*      addiu   a1,a1,1
31
.*      nop
32
.*      bc1t    .*
33
.*      nop
34
#
35
.*      ctc1    a0,\$31
36
.*      addiu   a1,a1,1
37
.*      addiu   a2,a2,1
38
.*      bc1t    .*
39
.*      nop
40
#
41
.*      c\.eq\.s        \$f0,\$f2
42
.*      addiu   a1,a1,1
43
.*      bc1t    .*
44
.*      nop
45
#
46
.*      ctc1    a0,\$31
47
.*      addiu   a1,a1,1
48
.*      addiu   a2,a2,1
49
.*      bc1t    .*
50
.*      addiu   a3,a3,1
51
#
52
.*      c\.eq\.s        \$f0,\$f2
53
.*      addiu   a1,a1,1
54
.*      bc1t    .*
55
.*      addiu   a2,a2,1
56
#
57
.*      bc1t    .*
58
.*      addiu   a3,a3,1
59
#pass

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.