OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [mips/] [elf-rel5.d] - Blame information for rev 816

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius
#objdump: -dr --prefix-addresses --show-raw-insn
2
#name: MIPS ELF reloc 5
3
#as: -32
4
 
5
.*: +file format elf.*mips.*
6
 
7
Disassembly of section \.text:
8
0+000000 <[^>]*> 3c050000   lui     a1,0x0
9
[       ]*0: R_MIPS_HI16        dg1
10
0+000004 <[^>]*> [26]4a50000        (|d)addiu       a1,a1,0
11
[       ]*4: R_MIPS_LO16        dg1
12
0+000008 <[^>]*> 3c050000   lui     a1,0x0
13
[       ]*8: R_MIPS_HI16        dg1
14
0+00000c <[^>]*> [26]4a5000c        (|d)addiu       a1,a1,12
15
[       ]*c: R_MIPS_LO16        dg1
16
0+000010 <[^>]*> 3c050000   lui     a1,0x0
17
[       ]*10: R_MIPS_HI16       dg1
18
0+000014 <[^>]*> [26]4a50000        (|d)addiu       a1,a1,0
19
[       ]*14: R_MIPS_LO16       dg1
20
0+000018 <[^>]*> 00b1282[1d]        (|d)addu        a1,a1,s1
21
0+00001c <[^>]*> 3c050000   lui     a1,0x0
22
[       ]*1c: R_MIPS_HI16       dg1
23
0+000020 <[^>]*> [26]4a5000c        (|d)addiu       a1,a1,12
24
[       ]*20: R_MIPS_LO16       dg1
25
0+000024 <[^>]*> 00b1282[1d]        (|d)addu        a1,a1,s1
26
0+000028 <[^>]*> 3c050000   lui     a1,0x0
27
[       ]*28: R_MIPS_HI16       dg1
28
0+00002c <[^>]*> 8ca50000   lw      a1,0\(a1\)
29
[       ]*2c: R_MIPS_LO16       dg1
30
0+000030 <[^>]*> 3c050000   lui     a1,0x0
31
[       ]*30: R_MIPS_HI16       dg1
32
0+000034 <[^>]*> 8ca5000c   lw      a1,12\(a1\)
33
[       ]*34: R_MIPS_LO16       dg1
34
0+000038 <[^>]*> 3c050000   lui     a1,0x0
35
[       ]*38: R_MIPS_HI16       dg1
36
0+00003c <[^>]*> 00b1282[1d]        (|d)addu        a1,a1,s1
37
0+000040 <[^>]*> 8ca50000   lw      a1,0\(a1\)
38
[       ]*40: R_MIPS_LO16       dg1
39
0+000044 <[^>]*> 3c050000   lui     a1,0x0
40
[       ]*44: R_MIPS_HI16       dg1
41
0+000048 <[^>]*> 00b1282[1d]        (|d)addu        a1,a1,s1
42
0+00004c <[^>]*> 8ca5000c   lw      a1,12\(a1\)
43
[       ]*4c: R_MIPS_LO16       dg1
44
0+000050 <[^>]*> 3c050000   lui     a1,0x0
45
[       ]*50: R_MIPS_HI16       \.data
46
0+000054 <[^>]*> [26]4a5003c        (|d)addiu       a1,a1,60
47
[       ]*54: R_MIPS_LO16       \.data
48
0+000058 <[^>]*> 3c050000   lui     a1,0x0
49
[       ]*58: R_MIPS_HI16       \.data
50
0+00005c <[^>]*> [26]4a50048        (|d)addiu       a1,a1,72
51
[       ]*5c: R_MIPS_LO16       \.data
52
0+000060 <[^>]*> 3c050000   lui     a1,0x0
53
[       ]*60: R_MIPS_HI16       \.data
54
0+000064 <[^>]*> [26]4a5003c        (|d)addiu       a1,a1,60
55
[       ]*64: R_MIPS_LO16       \.data
56
0+000068 <[^>]*> 00b1282[1d]        (|d)addu        a1,a1,s1
57
0+00006c <[^>]*> 3c050000   lui     a1,0x0
58
[       ]*6c: R_MIPS_HI16       \.data
59
0+000070 <[^>]*> [26]4a50048        (|d)addiu       a1,a1,72
60
[       ]*70: R_MIPS_LO16       \.data
61
0+000074 <[^>]*> 00b1282[1d]        (|d)addu        a1,a1,s1
62
0+000078 <[^>]*> 3c050000   lui     a1,0x0
63
[       ]*78: R_MIPS_HI16       \.data
64
0+00007c <[^>]*> 8ca5003c   lw      a1,60\(a1\)
65
[       ]*7c: R_MIPS_LO16       \.data
66
0+000080 <[^>]*> 3c050000   lui     a1,0x0
67
[       ]*80: R_MIPS_HI16       \.data
68
0+000084 <[^>]*> 8ca50048   lw      a1,72\(a1\)
69
[       ]*84: R_MIPS_LO16       \.data
70
0+000088 <[^>]*> 3c050000   lui     a1,0x0
71
[       ]*88: R_MIPS_HI16       \.data
72
0+00008c <[^>]*> 00b1282[1d]        (|d)addu        a1,a1,s1
73
0+000090 <[^>]*> 8ca5003c   lw      a1,60\(a1\)
74
[       ]*90: R_MIPS_LO16       \.data
75
0+000094 <[^>]*> 3c050000   lui     a1,0x0
76
[       ]*94: R_MIPS_HI16       \.data
77
0+000098 <[^>]*> 00b1282[1d]        (|d)addu        a1,a1,s1
78
0+00009c <[^>]*> 8ca50048   lw      a1,72\(a1\)
79
[       ]*9c: R_MIPS_LO16       \.data
80
0+0000a0 <[^>]*> 3c050000   lui     a1,0x0
81
[       ]*a0: R_MIPS_HI16       dg2
82
0+0000a4 <[^>]*> [26]4a50000        (|d)addiu       a1,a1,0
83
[       ]*a4: R_MIPS_LO16       dg2
84
0+0000a8 <[^>]*> 3c050000   lui     a1,0x0
85
[       ]*a8: R_MIPS_HI16       dg2
86
0+0000ac <[^>]*> [26]4a5000c        (|d)addiu       a1,a1,12
87
[       ]*ac: R_MIPS_LO16       dg2
88
0+0000b0 <[^>]*> 3c050000   lui     a1,0x0
89
[       ]*b0: R_MIPS_HI16       dg2
90
0+0000b4 <[^>]*> [26]4a50000        (|d)addiu       a1,a1,0
91
[       ]*b4: R_MIPS_LO16       dg2
92
0+0000b8 <[^>]*> 00b1282[1d]        (|d)addu        a1,a1,s1
93
0+0000bc <[^>]*> 3c050000   lui     a1,0x0
94
[       ]*bc: R_MIPS_HI16       dg2
95
0+0000c0 <[^>]*> [26]4a5000c        (|d)addiu       a1,a1,12
96
[       ]*c0: R_MIPS_LO16       dg2
97
0+0000c4 <[^>]*> 00b1282[1d]        (|d)addu        a1,a1,s1
98
0+0000c8 <[^>]*> 3c050000   lui     a1,0x0
99
[       ]*c8: R_MIPS_HI16       dg2
100
0+0000cc <[^>]*> 8ca50000   lw      a1,0\(a1\)
101
[       ]*cc: R_MIPS_LO16       dg2
102
0+0000d0 <[^>]*> 3c050000   lui     a1,0x0
103
[       ]*d0: R_MIPS_HI16       dg2
104
0+0000d4 <[^>]*> 8ca5000c   lw      a1,12\(a1\)
105
[       ]*d4: R_MIPS_LO16       dg2
106
0+0000d8 <[^>]*> 3c050000   lui     a1,0x0
107
[       ]*d8: R_MIPS_HI16       dg2
108
0+0000dc <[^>]*> 00b1282[1d]        (|d)addu        a1,a1,s1
109
0+0000e0 <[^>]*> 8ca50000   lw      a1,0\(a1\)
110
[       ]*e0: R_MIPS_LO16       dg2
111
0+0000e4 <[^>]*> 3c050000   lui     a1,0x0
112
[       ]*e4: R_MIPS_HI16       dg2
113
0+0000e8 <[^>]*> 00b1282[1d]        (|d)addu        a1,a1,s1
114
0+0000ec <[^>]*> 8ca5000c   lw      a1,12\(a1\)
115
[       ]*ec: R_MIPS_LO16       dg2
116
0+0000f0 <[^>]*> 3c050000   lui     a1,0x0
117
[       ]*f0: R_MIPS_HI16       \.data
118
0+0000f4 <[^>]*> [26]4a500b4        (|d)addiu       a1,a1,180
119
[       ]*f4: R_MIPS_LO16       \.data
120
0+0000f8 <[^>]*> 3c050000   lui     a1,0x0
121
[       ]*f8: R_MIPS_HI16       \.data
122
0+0000fc <[^>]*> [26]4a500c0        (|d)addiu       a1,a1,192
123
[       ]*fc: R_MIPS_LO16       \.data
124
0+000100 <[^>]*> 3c050000   lui     a1,0x0
125
[       ]*100: R_MIPS_HI16      \.data
126
0+000104 <[^>]*> [26]4a500b4        (|d)addiu       a1,a1,180
127
[       ]*104: R_MIPS_LO16      \.data
128
0+000108 <[^>]*> 00b1282[1d]        (|d)addu        a1,a1,s1
129
0+00010c <[^>]*> 3c050000   lui     a1,0x0
130
[       ]*10c: R_MIPS_HI16      \.data
131
0+000110 <[^>]*> [26]4a500c0        (|d)addiu       a1,a1,192
132
[       ]*110: R_MIPS_LO16      \.data
133
0+000114 <[^>]*> 00b1282[1d]        (|d)addu        a1,a1,s1
134
0+000118 <[^>]*> 3c050000   lui     a1,0x0
135
[       ]*118: R_MIPS_HI16      \.data
136
0+00011c <[^>]*> 8ca500b4   lw      a1,180\(a1\)
137
[       ]*11c: R_MIPS_LO16      \.data
138
0+000120 <[^>]*> 3c050000   lui     a1,0x0
139
[       ]*120: R_MIPS_HI16      \.data
140
0+000124 <[^>]*> 8ca500c0   lw      a1,192\(a1\)
141
[       ]*124: R_MIPS_LO16      \.data
142
0+000128 <[^>]*> 3c050000   lui     a1,0x0
143
[       ]*128: R_MIPS_HI16      \.data
144
0+00012c <[^>]*> 00b1282[1d]        (|d)addu        a1,a1,s1
145
0+000130 <[^>]*> 8ca500b4   lw      a1,180\(a1\)
146
[       ]*130: R_MIPS_LO16      \.data
147
0+000134 <[^>]*> 3c050000   lui     a1,0x0
148
[       ]*134: R_MIPS_HI16      \.data
149
0+000138 <[^>]*> 00b1282[1d]        (|d)addu        a1,a1,s1
150
0+00013c <[^>]*> 8ca500c0   lw      a1,192\(a1\)
151
[       ]*13c: R_MIPS_LO16      \.data
152
        \.\.\.

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.