OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [mips/] [lb-svr4pic.d] - Blame information for rev 156

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius
#objdump: -dr --prefix-addresses
2
#name: MIPS lb-svr4pic
3
#as: -32 -KPIC
4
#source: lb-pic.s
5
 
6
# Test the lb macro with -KPIC.
7
 
8
.*: +file format .*mips.*
9
 
10
Disassembly of section .text:
11
0+0000 <[^>]*> lb   a0,0\(zero\)
12
0+0004 <[^>]*> lb   a0,1\(zero\)
13
0+0008 <[^>]*> lui  a0,0x1
14
0+000c <[^>]*> lb   a0,-32768\(a0\)
15
0+0010 <[^>]*> lb   a0,-32768\(zero\)
16
0+0014 <[^>]*> lui  a0,0x1
17
0+0018 <[^>]*> lb   a0,0\(a0\)
18
0+001c <[^>]*> lui  a0,0x2
19
0+0020 <[^>]*> lb   a0,-23131\(a0\)
20
0+0024 <[^>]*> lb   a0,0\(a1\)
21
0+0028 <[^>]*> lb   a0,1\(a1\)
22
0+002c <[^>]*> lui  a0,0x1
23
0+0030 <[^>]*> addu a0,a0,a1
24
0+0034 <[^>]*> lb   a0,-32768\(a0\)
25
0+0038 <[^>]*> lb   a0,-32768\(a1\)
26
0+003c <[^>]*> lui  a0,0x1
27
0+0040 <[^>]*> addu a0,a0,a1
28
0+0044 <[^>]*> lb   a0,0\(a0\)
29
0+0048 <[^>]*> lui  a0,0x2
30
0+004c <[^>]*> addu a0,a0,a1
31
0+0050 <[^>]*> lb   a0,-23131\(a0\)
32
0+0054 <[^>]*> lw   a0,0\(gp\)
33
[       ]*54: R_MIPS_GOT16      .data
34
0+0058 <[^>]*> nop
35
0+005c <[^>]*> addiu        a0,a0,0
36
[       ]*5c: R_MIPS_LO16       .data
37
0+0060 <[^>]*> lb   a0,0\(a0\)
38
0+0064 <[^>]*> lw   a0,0\(gp\)
39
[       ]*64: R_MIPS_GOT16      big_external_data_label
40
0+0068 <[^>]*> nop
41
0+006c <[^>]*> lb   a0,0\(a0\)
42
0+0070 <[^>]*> lw   a0,0\(gp\)
43
[       ]*70: R_MIPS_GOT16      small_external_data_label
44
0+0074 <[^>]*> nop
45
0+0078 <[^>]*> lb   a0,0\(a0\)
46
0+007c <[^>]*> lw   a0,0\(gp\)
47
[       ]*7c: R_MIPS_GOT16      big_external_common
48
0+0080 <[^>]*> nop
49
0+0084 <[^>]*> lb   a0,0\(a0\)
50
0+0088 <[^>]*> lw   a0,0\(gp\)
51
[       ]*88: R_MIPS_GOT16      small_external_common
52
0+008c <[^>]*> nop
53
0+0090 <[^>]*> lb   a0,0\(a0\)
54
0+0094 <[^>]*> lw   a0,0\(gp\)
55
[       ]*94: R_MIPS_GOT16      .bss
56
0+0098 <[^>]*> nop
57
0+009c <[^>]*> addiu        a0,a0,0
58
[       ]*9c: R_MIPS_LO16       .bss
59
0+00a0 <[^>]*> lb   a0,0\(a0\)
60
0+00a4 <[^>]*> lw   a0,0\(gp\)
61
[       ]*a4: R_MIPS_GOT16      .bss
62
0+00a8 <[^>]*> nop
63
0+00ac <[^>]*> addiu        a0,a0,1000
64
[       ]*ac: R_MIPS_LO16       .bss
65
0+00b0 <[^>]*> lb   a0,0\(a0\)
66
0+00b4 <[^>]*> lw   a0,0\(gp\)
67
[       ]*b4: R_MIPS_GOT16      .data
68
0+00b8 <[^>]*> nop
69
0+00bc <[^>]*> addiu        a0,a0,0
70
[       ]*bc: R_MIPS_LO16       .data
71
0+00c0 <[^>]*> lb   a0,1\(a0\)
72
0+00c4 <[^>]*> lw   a0,0\(gp\)
73
[       ]*c4: R_MIPS_GOT16      big_external_data_label
74
0+00c8 <[^>]*> nop
75
0+00cc <[^>]*> lb   a0,1\(a0\)
76
0+00d0 <[^>]*> lw   a0,0\(gp\)
77
[       ]*d0: R_MIPS_GOT16      small_external_data_label
78
0+00d4 <[^>]*> nop
79
0+00d8 <[^>]*> lb   a0,1\(a0\)
80
0+00dc <[^>]*> lw   a0,0\(gp\)
81
[       ]*dc: R_MIPS_GOT16      big_external_common
82
0+00e0 <[^>]*> nop
83
0+00e4 <[^>]*> lb   a0,1\(a0\)
84
0+00e8 <[^>]*> lw   a0,0\(gp\)
85
[       ]*e8: R_MIPS_GOT16      small_external_common
86
0+00ec <[^>]*> nop
87
0+00f0 <[^>]*> lb   a0,1\(a0\)
88
0+00f4 <[^>]*> lw   a0,0\(gp\)
89
[       ]*f4: R_MIPS_GOT16      .bss
90
0+00f8 <[^>]*> nop
91
0+00fc <[^>]*> addiu        a0,a0,0
92
[       ]*fc: R_MIPS_LO16       .bss
93
0+0100 <[^>]*> lb   a0,1\(a0\)
94
0+0104 <[^>]*> lw   a0,0\(gp\)
95
[       ]*104: R_MIPS_GOT16     .bss
96
0+0108 <[^>]*> nop
97
0+010c <[^>]*> addiu        a0,a0,1000
98
[       ]*10c: R_MIPS_LO16      .bss
99
0+0110 <[^>]*> lb   a0,1\(a0\)
100
0+0114 <[^>]*> lw   a0,0\(gp\)
101
[       ]*114: R_MIPS_GOT16     .data
102
0+0118 <[^>]*> nop
103
0+011c <[^>]*> addiu        a0,a0,0
104
[       ]*11c: R_MIPS_LO16      .data
105
0+0120 <[^>]*> addu a0,a0,a1
106
0+0124 <[^>]*> lb   a0,0\(a0\)
107
0+0128 <[^>]*> lw   a0,0\(gp\)
108
[       ]*128: R_MIPS_GOT16     big_external_data_label
109
0+012c <[^>]*> nop
110
0+0130 <[^>]*> addu a0,a0,a1
111
0+0134 <[^>]*> lb   a0,0\(a0\)
112
0+0138 <[^>]*> lw   a0,0\(gp\)
113
[       ]*138: R_MIPS_GOT16     small_external_data_label
114
0+013c <[^>]*> nop
115
0+0140 <[^>]*> addu a0,a0,a1
116
0+0144 <[^>]*> lb   a0,0\(a0\)
117
0+0148 <[^>]*> lw   a0,0\(gp\)
118
[       ]*148: R_MIPS_GOT16     big_external_common
119
0+014c <[^>]*> nop
120
0+0150 <[^>]*> addu a0,a0,a1
121
0+0154 <[^>]*> lb   a0,0\(a0\)
122
0+0158 <[^>]*> lw   a0,0\(gp\)
123
[       ]*158: R_MIPS_GOT16     small_external_common
124
0+015c <[^>]*> nop
125
0+0160 <[^>]*> addu a0,a0,a1
126
0+0164 <[^>]*> lb   a0,0\(a0\)
127
0+0168 <[^>]*> lw   a0,0\(gp\)
128
[       ]*168: R_MIPS_GOT16     .bss
129
0+016c <[^>]*> nop
130
0+0170 <[^>]*> addiu        a0,a0,0
131
[       ]*170: R_MIPS_LO16      .bss
132
0+0174 <[^>]*> addu a0,a0,a1
133
0+0178 <[^>]*> lb   a0,0\(a0\)
134
0+017c <[^>]*> lw   a0,0\(gp\)
135
[       ]*17c: R_MIPS_GOT16     .bss
136
0+0180 <[^>]*> nop
137
0+0184 <[^>]*> addiu        a0,a0,1000
138
[       ]*184: R_MIPS_LO16      .bss
139
0+0188 <[^>]*> addu a0,a0,a1
140
0+018c <[^>]*> lb   a0,0\(a0\)
141
0+0190 <[^>]*> lw   a0,0\(gp\)
142
[       ]*190: R_MIPS_GOT16     .data
143
0+0194 <[^>]*> nop
144
0+0198 <[^>]*> addiu        a0,a0,0
145
[       ]*198: R_MIPS_LO16      .data
146
0+019c <[^>]*> addu a0,a0,a1
147
0+01a0 <[^>]*> lb   a0,1\(a0\)
148
0+01a4 <[^>]*> lw   a0,0\(gp\)
149
[       ]*1a4: R_MIPS_GOT16     big_external_data_label
150
0+01a8 <[^>]*> nop
151
0+01ac <[^>]*> addu a0,a0,a1
152
0+01b0 <[^>]*> lb   a0,1\(a0\)
153
0+01b4 <[^>]*> lw   a0,0\(gp\)
154
[       ]*1b4: R_MIPS_GOT16     small_external_data_label
155
0+01b8 <[^>]*> nop
156
0+01bc <[^>]*> addu a0,a0,a1
157
0+01c0 <[^>]*> lb   a0,1\(a0\)
158
0+01c4 <[^>]*> lw   a0,0\(gp\)
159
[       ]*1c4: R_MIPS_GOT16     big_external_common
160
0+01c8 <[^>]*> nop
161
0+01cc <[^>]*> addu a0,a0,a1
162
0+01d0 <[^>]*> lb   a0,1\(a0\)
163
0+01d4 <[^>]*> lw   a0,0\(gp\)
164
[       ]*1d4: R_MIPS_GOT16     small_external_common
165
0+01d8 <[^>]*> nop
166
0+01dc <[^>]*> addu a0,a0,a1
167
0+01e0 <[^>]*> lb   a0,1\(a0\)
168
0+01e4 <[^>]*> lw   a0,0\(gp\)
169
[       ]*1e4: R_MIPS_GOT16     .bss
170
0+01e8 <[^>]*> nop
171
0+01ec <[^>]*> addiu        a0,a0,0
172
[       ]*1ec: R_MIPS_LO16      .bss
173
0+01f0 <[^>]*> addu a0,a0,a1
174
0+01f4 <[^>]*> lb   a0,1\(a0\)
175
0+01f8 <[^>]*> lw   a0,0\(gp\)
176
[       ]*1f8: R_MIPS_GOT16     .bss
177
0+01fc <[^>]*> nop
178
0+0200 <[^>]*> addiu        a0,a0,1000
179
[       ]*200: R_MIPS_LO16      .bss
180
0+0204 <[^>]*> addu a0,a0,a1
181
0+0208 <[^>]*> lb   a0,1\(a0\)
182
0+020c <[^>]*> nop

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.