URL
https://opencores.org/ocsvn/openrisc/openrisc/trunk
Go to most recent revision |
Details |
Compare with Previous |
View Log
Line No. |
Rev |
Author |
Line |
1 |
38 |
julius |
#readelf: -r -wl
|
2 |
|
|
#name: MIPS16 DWARF2 N32
|
3 |
|
|
#as: -march=mips3 -mabi=n32 -mips16 -no-mdebug -g0
|
4 |
|
|
#source: mips16-dwarf2.s
|
5 |
|
|
|
6 |
|
|
Relocation section '\.rela\.debug_info' at offset .* contains 4 entries:
|
7 |
|
|
*Offset * Info * Type * Sym\.Value * Sym\. Name \+ Addend
|
8 |
|
|
0+0006 * 0+..02 * R_MIPS_32 * 0+0000 * \.debug_abbrev \+ 0
|
9 |
|
|
0+000c * 0+..02 * R_MIPS_32 * 0+0000 * \.debug_line \+ 0
|
10 |
|
|
0+0010 * 0+..02 * R_MIPS_32 * 0+0000 * \.text \+ 0
|
11 |
|
|
0+0014 * 0+..02 * R_MIPS_32 * 0+0000 * \.text \+ 910
|
12 |
|
|
|
13 |
|
|
Relocation section '\.rela\.debug_line' at offset .* contains 1 entries:
|
14 |
|
|
*Offset * Info * Type * Sym\.Value * Sym\. Name \+ Addend
|
15 |
|
|
0+0033 * 0+..02 * R_MIPS_32 * 0+0000 * .text \+ 1
|
16 |
|
|
|
17 |
|
|
#...
|
18 |
|
|
Line Number Statements:
|
19 |
|
|
Extended opcode 2: set Address to 0x0
|
20 |
|
|
Copy
|
21 |
|
|
Special opcode .*: advance Address by 2 to 0x2 and Line by 1 to 2
|
22 |
|
|
Special opcode .*: advance Address by 2 to 0x4 and Line by 1 to 3
|
23 |
|
|
Special opcode .*: advance Address by 4 to 0x8 and Line by 1 to 4
|
24 |
|
|
Special opcode .*: advance Address by 2 to 0xa and Line by 1 to 5
|
25 |
|
|
Special opcode .*: advance Address by 4 to 0xe and Line by 1 to 6
|
26 |
|
|
Special opcode .*: advance Address by 4 to 0x12 and Line by 1 to 7
|
27 |
|
|
Advance PC by 2286 to 0x900
|
28 |
|
|
Special opcode .*: advance Address by 0 to 0x900 and Line by 1 to 8
|
29 |
|
|
Advance PC by 15 to 0x90f
|
30 |
|
|
Extended opcode 1: End of Sequence
|
© copyright 1999-2024
OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.