OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [mips/] [mips16-dwarf2.d] - Blame information for rev 830

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius
#readelf: -r -wl
2
#name: MIPS16 DWARF2
3
#as: -mabi=32 -mips16 -no-mdebug -g0
4
#source: mips16-dwarf2.s
5
 
6
Relocation section '\.rel\.debug_info' at offset .* contains 4 entries:
7
 *Offset * Info * Type * Sym\.Value * Sym\. Name
8
0+0006 * 0+..02 * R_MIPS_32 * 0+0000 * \.debug_abbrev
9
0+000c * 0+..02 * R_MIPS_32 * 0+0000 * \.debug_line
10
0+0010 * 0+..02 * R_MIPS_32 * 0+0000 * \.text
11
0+0014 * 0+..02 * R_MIPS_32 * 0+0000 * \.text
12
 
13
Relocation section '\.rel\.debug_line' at offset .* contains 1 entries:
14
 *Offset * Info * Type * Sym\.Value * Sym\. Name
15
0+0033 * 0+..02 * R_MIPS_32 * 0+0000 * \.text
16
 
17
#...
18
 Line Number Statements:
19
  Extended opcode 2: set Address to 0x1
20
  Copy
21
  Special opcode .*: advance Address by 2 to 0x3 and Line by 1 to 2
22
  Special opcode .*: advance Address by 2 to 0x5 and Line by 1 to 3
23
  Special opcode .*: advance Address by 4 to 0x9 and Line by 1 to 4
24
  Special opcode .*: advance Address by 2 to 0xb and Line by 1 to 5
25
  Special opcode .*: advance Address by 4 to 0xf and Line by 1 to 6
26
  Special opcode .*: advance Address by 4 to 0x13 and Line by 1 to 7
27
  Advance PC by 2286 to 0x901
28
  Special opcode .*: advance Address by 0 to 0x901 and Line by 1 to 8
29
  Advance PC by 15 to 0x910
30
  Extended opcode 1: End of Sequence

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.