OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [mips/] [mips16-dwarf2.s] - Blame information for rev 38

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius 
# Source file used to test DWARF2 information for MIPS16.
2 
 
3 
        .set    mips16
4 
 
5 
        .text
6 
.Ltext0:
7 
        .p2align 2
8 
 
9 
        .file   1 "mips16-dwarf2.s"
10 
stuff:
11 
        .loc    1 1 0
12 
        nop
13 
        .loc    1 2 0
14 
        li      $2, 0
15 
        .loc    1 3 0
16 
        li      $2, 0x1234
17 
        .loc    1 4 0
18 
        lw      $2, 0f
19 
        .loc    1 5 0
20 
        lw      $2, 1f
21 
        .loc    1 6 0
22 
        b       0f
23 
        nop
24 
        .loc    1 7 0
25 
        b       1f
26 
        nop
27 
        .loc    1 8 0
28 
 
29 
        .p2align 8
30 
0:
31 
        .space  2048
32 
1:
33 
        nop
34 
# align section end to 16-byte boundary for easier testing on multiple targets
35 
        .p2align 4
36 
.Letext0:
37 
 
38 
        .section .debug_info,"",@progbits
39 
.Ldebug_info0:
40 
        .4byte  .Ledebug_info0 - .L1debug_info0 # length
41 
.L1debug_info0:
42 
        .2byte  2                               # version
43 
        .4byte  .Ldebug_abbrev0                 # abbrev offset
44 
        .byte   4                               # address size
45 
        .uleb128 0x1                            # abbrev code
46 
        .4byte  .Ldebug_line0                   # DW_AT_stmt_list
47 
        .4byte  .Ltext0                         # DW_AT_low_pc
48 
        .4byte  .Letext0                        # DW_AT_high_pc
49 
.Ledebug_info0:
50 
 
51 
        .section .debug_abbrev,"",@progbits
52 
.Ldebug_abbrev0:
53 
        .uleb128 0x1                            # abbrev code
54 
        .uleb128 0x11                           # DW_TAG_compile_unit
55 
        .byte   0x0                             # DW_CHILDREN_no
56 
        .uleb128 0x10                           # DW_AT_stmt_list
57 
        .uleb128 0x6                            # DW_FORM_data4
58 
        .uleb128 0x11                           # DW_AT_low_pc
59 
        .uleb128 0x1                            # DW_FORM_addr
60 
        .uleb128 0x12                           # DW_AT_high_pc
61 
        .uleb128 0x1                            # DW_FORM_addr
62 
        .byte   0x0
63 
        .byte   0x0
64 
 
65 
        .section .debug_line,"",@progbits
66 
.Ldebug_line0:

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.