OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [mips/] [mips32-sf32.d] - Blame information for rev 816

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius
#objdump: -dr --prefix-addresses --show-raw-insn -M reg-names=numeric
2
#name: MIPS32 odd single-precision float registers
3
#as: -32
4
 
5
# Check MIPS32 instruction assembly
6
 
7
.*: +file format .*mips.*
8
 
9
Disassembly of section .text:
10
0+0000 <[^>]*> 3c013f80     lui     \$1,0x3f80
11
0+0004 <[^>]*> 44810800     mtc1    \$1,\$f1
12
0+0008 <[^>]*> c783c000     lwc1    \$f3,-16384\(\$28\)
13
                        8: R_MIPS_LITERAL       \.lit4\+0x4000
14
0+000c <[^>]*> 46030940     add.s   \$f5,\$f1,\$f3
15
0+0010 <[^>]*> 46003a21     cvt.d.s \$f8,\$f7
16
0+0014 <[^>]*> 46803a21     cvt.d.w \$f8,\$f7
17
0+0018 <[^>]*> 462041e0     cvt.s.d \$f7,\$f8
18
0+001c <[^>]*> 462041cd     trunc.w.d       \$f7,\$f8
19
        \.\.\.

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.