OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [mips/] [mips4-fp.d] - Blame information for rev 816

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius
#objdump: -dr --prefix-addresses
2
#name: MIPS mips4 fp
3
 
4
# Test mips4 fp instructions.
5
 
6
.*: +file format .*mips.*
7
 
8
Disassembly of section .text:
9
0+0000 <[^>]*> bc1f 00000000+ 
10
0+0004 <[^>]*> nop
11
0+0008 <[^>]*> bc1f \$fcc1,00000000+ 
12
0+000c <[^>]*> nop
13
0+0010 <[^>]*> bc1fl        \$fcc1,00000000+ 
14
0+0014 <[^>]*> nop
15
0+0018 <[^>]*> bc1t \$fcc1,00000000+ 
16
0+001c <[^>]*> nop
17
0+0020 <[^>]*> bc1tl        \$fcc2,00000000+ 
18
0+0024 <[^>]*> nop
19
0+0028 <[^>]*> c.f.d        \$f4,\$f6
20
0+002c <[^>]*> c.f.d        \$fcc1,\$f4,\$f6
21
0+0030 <[^>]*> ldxc1        \$f2,a0\(a1\)
22
0+0034 <[^>]*> lwxc1        \$f2,a0\(a1\)
23
0+0038 <[^>]*> madd.d       \$f0,\$f2,\$f4,\$f6
24
0+003c <[^>]*> madd.s       \$f10,\$f8,\$f2,\$f0
25
0+0040 <[^>]*> movf a0,a1,\$fcc4
26
0+0044 <[^>]*> movf.d       \$f4,\$f6,\$fcc0
27
0+0048 <[^>]*> movf.s       \$f4,\$f6,\$fcc0
28
0+004c <[^>]*> movn.d       \$f4,\$f6,a2
29
0+0050 <[^>]*> movn.s       \$f4,\$f6,a2
30
0+0054 <[^>]*> movt a0,a1,\$fcc4
31
0+0058 <[^>]*> movt.d       \$f4,\$f6,\$fcc0
32
0+005c <[^>]*> movt.s       \$f4,\$f6,\$fcc0
33
0+0060 <[^>]*> movz.d       \$f4,\$f6,a2
34
0+0064 <[^>]*> movz.s       \$f4,\$f6,a2
35
0+0068 <[^>]*> msub.d       \$f0,\$f2,\$f4,\$f6
36
0+006c <[^>]*> msub.s       \$f0,\$f2,\$f4,\$f6
37
0+0070 <[^>]*> nmadd.d      \$f0,\$f2,\$f4,\$f6
38
0+0074 <[^>]*> nmadd.s      \$f0,\$f2,\$f4,\$f6
39
0+0078 <[^>]*> nmsub.d      \$f0,\$f2,\$f4,\$f6
40
0+007c <[^>]*> nmsub.s      \$f0,\$f2,\$f4,\$f6
41
0+0080 <[^>]*> prefx        0x4,a0\(a1\)
42
0+0084 <[^>]*> recip.d      \$f4,\$f6
43
0+0088 <[^>]*> recip.s      \$f4,\$f6
44
0+008c <[^>]*> rsqrt.d      \$f4,\$f6
45
0+0090 <[^>]*> rsqrt.s      \$f4,\$f6
46
0+0094 <[^>]*> sdxc1        \$f4,a0\(a1\)
47
0+0098 <[^>]*> swxc1        \$f4,a0\(a1\)
48
        ...

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.