OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [mips/] [mips64-mips3d.l] - Blame information for rev 830

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius
.*: Assembler messages:
2
.*:150: Warning: Condition code register should be even for bc1any2f, was 1
3
.*:152: Warning: Condition code register should be even for bc1any2t, was 3
4
.*:154: Warning: Condition code register should be 0 or 4 for bc1any4f, was 1
5
.*:156: Warning: Condition code register should be 0 or 4 for bc1any4t, was 2

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.