OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [mips/] [ulw2-el-ilocks.d] - Blame information for rev 156

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius
#as: -EL -32
2
#objdump: -dr --prefix-addresses --show-raw-insn -M reg-names=numeric
3
#name: ulw2 -EL interlocked
4
#source: ulw2.s
5
 
6
# Further checks of ulw macro.
7
# XXX: note: when 'move' is changed to use 'or' rather than addu/daddu, the
8
# XXX: 'move' opcodes shown here (whose raw instruction fields are addu/daddu)
9
# XXX: should be changed to be 'or' instructions and this comment should be
10
# XXX: removed.
11
 
12
.*: +file format .*mips.*
13
 
14
Disassembly of section .text:
15
0+0000 <[^>]*> 88a40003     lwl     \$4,3\(\$5\)
16
0+0004 <[^>]*> 98a40000     lwr     \$4,0\(\$5\)
17
0+0008 <[^>]*> 88a40004     lwl     \$4,4\(\$5\)
18
0+000c <[^>]*> 98a40001     lwr     \$4,1\(\$5\)
19
0+0010 <[^>]*> 88a10003     lwl     \$1,3\(\$5\)
20
0+0014 <[^>]*> 98a10000     lwr     \$1,0\(\$5\)
21
0+0018 <[^>]*> 0020282[1d]  move    \$5,\$1
22
0+001c <[^>]*> 88a10004     lwl     \$1,4\(\$5\)
23
0+0020 <[^>]*> 98a10001     lwr     \$1,1\(\$5\)
24
0+0024 <[^>]*> 0020282[1d]  move    \$5,\$1
25
        \.\.\.

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.