OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [msp430/] [opcode.d] - Blame information for rev 856

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius
#objdump: -d --prefix-addresses --show-raw-insn
2
#name: MSP430 basic instructions
3
 
4
.*: +file format .*msp.*
5
 
6
Disassembly of section .text:
7
0+000 <[^>]*> 1b f3         and     #1,     r11     ;r3 As==01
8
0+002 <[^>]*> 3a e3         inv     r10             ;
9
0+004 <[^>]*> 3b e0 ff 00   xor     #255,   r11     ;#0x00ff
10
0+008 <[^>]*> 3c d2         bis     #8,     r12     ;r2 As==11
11
0+00a <[^>]*> 3d b0 10 00   bit     #16,    r13     ;#0x0010
12
0+00e <[^>]*> 3e c0 a0 00   bic     #160,   r14     ;#0x00a0
13
0+012 <[^>]*> 0f 93         cmp     #0,     r15     ;r3 As==00
14
0+014 <[^>]*> 1a 83         dec     r10             ;
15
0+016 <[^>]*> 0b 73         sbc     r11             ;
16
0+018 <[^>]*> 1c 53         inc     r12             ;
17
0+01a <[^>]*> 2d 63         addc    #2,     r13     ;r3 As==10
18
0+01c <[^>]*> 0e 12         push    r14             ;
19
0+01e <[^>]*> 3f 41         pop     r15             ;
20
0+020 <[^>]*> 8a 11         sxt     r10             ;
21
0+022 <[^>]*> 0b 11         rra     r11             ;
22
0+024 <[^>]*> 8c 10         swpb    r12             ;
23
0+026 <[^>]*> 0d 10         rrc     r13             ;
24
0+028 <[^>]*> 30 41         ret
25
0+02a <[^>]*> 31 40 00 00   mov     #0,     r1      ;#0x0000
26
0+02e <[^>]*> b0 12 00 00   call    #0              ;#0x0000
27
0+032 <[^>]*> 1e 42 00 00   mov     &0x0000,r14	;0x0000
28
0+036 <[^>]*> 0f 4e         mov     r14,    r15     ;
29
0+038 <[^>]*> 0f 5f         rla     r15             ;
30
0+03a <[^>]*> 0f 7f         subc    r15,    r15     ;
31
0+03c <[^>]*> 3f e3         inv     r15             ;
32
0+03e <[^>]*> b0 12 00 00   call    #0              ;#0x0000
33
0+042 <[^>]*> 82 4e 00 00   mov     r14,    &0x0000	;
34
0+046 <[^>]*> 82 4f 00 00   mov     r15,    &0x0000	;
35
0+04a <[^>]*> 1e 42 00 00   mov     &0x0000,r14	;0x0000
36
0+04e <[^>]*> 0f 4e         mov     r14,    r15     ;
37
0+050 <[^>]*> 0f 5f         rla     r15             ;
38
0+052 <[^>]*> 0f 7f         subc    r15,    r15     ;
39
0+054 <[^>]*> 3f e3         inv     r15             ;
40
0+056 <[^>]*> b0 12 00 00   call    #0              ;#0x0000
41
0+05a <[^>]*> 82 4e 00 00   mov     r14,    &0x0000	;
42
0+05e <[^>]*> 82 4f 00 00   mov     r15,    &0x0000	;
43
0+062 <[^>]*> 3f 40 f0 00   mov     #240,   r15     ;#0x00f0
44
0+066 <[^>]*> 30 40 00 00   br      #0x0000         ;
45
0+06a <[^>]*> 92 52 00 02 72 01     add     &0x0200,&0x0172	;0x0200

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.