OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [ppc/] [astest.d] - Blame information for rev 816

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius
#objdump: -Dr
2
#name: PowerPC test 1
3
 
4
.*: +file format elf32-powerpc
5
 
6
Disassembly of section \.text:
7
 
8
0+0000000 :
9
   0:   60 00 00 00     nop
10
   4:   60 00 00 00     nop
11
   8:   60 00 00 00     nop
12
 
13
0+000000c :
14
   c:   48 00 00 04     b       10 
15
 
16
0+0000010 :
17
  10:   48 00 00 08     b       18 
18
  14:   48 00 00 00     b       14 
19
                        14: R_PPC_REL24 x
20
  18:   48 00 00 04     b       1c 
21
                        18: R_PPC_REL24 \.data\+0x4
22
  1c:   48 00 00 00     b       1c 
23
                        1c: R_PPC_REL24 z
24
  20:   48 00 00 14     b       34 
25
                        20: R_PPC_REL24 z\+0x14
26
  24:   48 00 00 04     b       28 
27
  28:   48 00 00 00     b       28 
28
                        28: R_PPC_REL24 a
29
  2c:   4b ff ff e4     b       10 
30
  30:   48 00 00 04     b       34 
31
                        30: R_PPC_REL24 a\+0x4
32
  34:   4b ff ff e0     b       14 
33
  38:   48 00 00 00     b       38 
34
                        38: R_PPC_LOCAL24PC     a
35
  3c:   4b ff ff d4     b       10 
36
  40:   00 00 00 40     \.long 0x40
37
                        40: R_PPC_ADDR32        \.text\+0x40
38
  44:   00 00 00 4c     \.long 0x4c
39
                        44: R_PPC_ADDR32        \.text\+0x4c
40
  48:   00 00 00 00     \.long 0x0
41
                        48: R_PPC_REL32 x
42
  4c:   00 00 00 04     \.long 0x4
43
                        4c: R_PPC_REL32 x\+0x4
44
  50:   00 00 00 00     \.long 0x0
45
                        50: R_PPC_REL32 z
46
  54:   00 00 00 04     \.long 0x4
47
                        54: R_PPC_REL32 \.data\+0x4
48
  58:   00 00 00 00     \.long 0x0
49
                        58: R_PPC_ADDR32        x
50
  5c:   00 00 00 04     \.long 0x4
51
                        5c: R_PPC_ADDR32        \.data\+0x4
52
  60:   00 00 00 00     \.long 0x0
53
                        60: R_PPC_ADDR32        z
54
  64:   ff ff ff fc     fnmsub  f31,f31,f31,f31
55
                        64: R_PPC_ADDR32        x\+0xf+ffffffc
56
  68:   00 00 00 00     \.long 0x0
57
                        68: R_PPC_ADDR32        \.data
58
  6c:   ff ff ff fc     fnmsub  f31,f31,f31,f31
59
                        6c: R_PPC_ADDR32        z\+0xf+ffffffc
60
  70:   ff ff ff 9c     \.long 0xffffff9c
61
  74:   ff ff ff 9c     \.long 0xffffff9c
62
  78:   00 00 00 00     \.long 0x0
63
                        78: R_PPC_ADDR32        a
64
  7c:   00 00 00 10     \.long 0x10
65
                        7c: R_PPC_ADDR32        \.text\+0x10
66
  80:   00 00 00 10     \.long 0x10
67
                        80: R_PPC_ADDR32        \.text\+0x10
68
  84:   ff ff ff fc     fnmsub  f31,f31,f31,f31
69
  88:   00 00 00 12     \.long 0x12
70
                        88: R_PPC_ADDR32        \.text\+0x12
71
  8c:   00 00 00 00     \.long 0x0
72
Disassembly of section \.data:
73
 
74
0+0000000 :
75
   0:   00 00 00 00     \.long 0x0
76
 
77
0+0000004 :
78
   4:   00 00 00 00     \.long 0x0

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.