OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [ppc/] [simpshft.s] - Blame information for rev 816

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius
# These are all the examples from section F.4 of
2
# "PowerPC Microprocessor Family: The Programming Environments".
3
# 64-bit examples
4
        extrdi  %r4,%r3,1,0
5
        insrdi  %r3,%r4,1,0
6
        sldi    %r5,%r5,8
7
        clrldi  %r4,%r3,32
8
# 32-bit examples
9
        extrwi  %r4,%r3,1,0
10
        insrwi  %r3,%r4,1,0
11
        slwi    %r5,%r5,8
12
        clrlwi  %r4,%r3,16
13
 
14
 
15
# These test the remaining corner cases for 64-bit operations.
16
        extldi  %r4,%r3,1,0
17
        extldi  %r4,%r3,64,0
18
        extldi  %r4,%r3,1,63
19
        extldi  %r4,%r3,64,63    # bit weird, that one.
20
 
21
        extrdi  %r4,%r3,63,0
22
        extrdi  %r4,%r3,1,62
23
 
24
        insrdi  %r4,%r3,64,0
25
        insrdi  %r4,%r3,63,0
26
        insrdi  %r4,%r3,1,62
27
        insrdi  %r4,%r3,1,63
28
 
29
        rotldi  %r4,%r3,0
30
        rotldi  %r4,%r3,1
31
        rotldi  %r4,%r3,63
32
 
33
        rotrdi  %r4,%r3,0
34
        rotrdi  %r4,%r3,1
35
        rotrdi  %r4,%r3,63
36
 
37
        rotld   %r5,%r3,%r4
38
 
39
        sldi    %r4,%r3,0
40
        sldi    %r4,%r3,63
41
 
42
        srdi    %r4,%r3,0
43
        srdi    %r4,%r3,1
44
        srdi    %r4,%r3,63
45
 
46
        clrldi  %r4,%r3,0
47
        clrldi  %r4,%r3,1
48
        clrldi  %r4,%r3,63
49
 
50
        clrrdi  %r4,%r3,0
51
        clrrdi  %r4,%r3,1
52
        clrrdi  %r4,%r3,63
53
 
54
        clrlsldi        %r4,%r3,0,0
55
        clrlsldi        %r4,%r3,1,0
56
        clrlsldi        %r4,%r3,63,0
57
        clrlsldi        %r4,%r3,63,1
58
        clrlsldi        %r4,%r3,63,63
59
 
60
# These test the remaining corner cases for 32-bit operations.
61
        extlwi  %r4,%r3,1,0
62
        extlwi  %r4,%r3,32,0
63
        extlwi  %r4,%r3,1,31
64
        extlwi  %r4,%r3,32,31    # bit weird, that one.
65
 
66
        extrwi  %r4,%r3,31,0
67
        extrwi  %r4,%r3,1,30
68
 
69
        inslwi  %r4,%r3,1,0
70
        inslwi  %r4,%r3,32,0
71
        inslwi  %r4,%r3,1,31
72
 
73
        insrwi  %r4,%r3,1,0
74
        insrwi  %r4,%r3,32,0
75
        insrwi  %r4,%r3,1,31
76
 
77
        rotlwi  %r4,%r3,0
78
        rotlwi  %r4,%r3,1
79
        rotlwi  %r4,%r3,31
80
 
81
        rotrwi  %r4,%r3,0
82
        rotrwi  %r4,%r3,1
83
        rotrwi  %r4,%r3,31
84
 
85
        rotlw   %r5,%r3,%r4
86
 
87
        slwi    %r4,%r3,0
88
        slwi    %r4,%r3,1
89
        slwi    %r4,%r3,31
90
 
91
        srwi    %r4,%r3,0
92
        srwi    %r4,%r3,1
93
        srwi    %r4,%r3,31
94
 
95
        clrlwi  %r4,%r3,0
96
        clrlwi  %r4,%r3,1
97
        clrlwi  %r4,%r3,31
98
 
99
        clrrwi  %r4,%r3,0
100
        clrrwi  %r4,%r3,1
101
        clrrwi  %r4,%r3,31
102
 
103
        clrlslwi        %r4,%r3,0,0
104
        clrlslwi        %r4,%r3,1,0
105
        clrlslwi        %r4,%r3,31,0
106
        clrlslwi        %r4,%r3,31,1
107
        clrlslwi        %r4,%r3,31,31
108
 
109
# Force alignment so that we pass the test on AIX
110
        .p2align        3,0

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.