URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [score/] [b.s] - Blame information for rev 832

Go to most recent revision | Details | Compare with Previous | View Log


/*
 * test relax
 * b <-> b! : jump range must be in 8 bit, only 32b -> 16b
 
 * Author: ligang
 */
 
.macro tran insn32, insn16
/* This block transform 32b instruction to 16b. */
.align 4
 
  \insn32               #32b -> 16b
  \insn16
 
  \insn32               #32b -> 16b
  \insn32               #32b -> 16b
 
  \insn16
  \insn32               #32b -> 16b
 
  \insn32               #No transform
  add r18, r20, r24
 
.endm
 
L1:
 
  tran "b L1", "b! L1"
  #tran "b 0x8", "b! 0x8"
 

Line No.	Rev	Author	Line
1	38	julius	`/*`
2			`* test relax`
3			`* b <-> b! : jump range must be in 8 bit, only 32b -> 16b`
4
5			`* Author: ligang`
6			`*/`
7
8			`.macro tran insn32, insn16`
9			`/* This block transform 32b instruction to 16b. */`
10			`.align 4`
11
12			`\insn32 #32b -> 16b`
13			`\insn16`
14
15			`\insn32 #32b -> 16b`
16			`\insn32 #32b -> 16b`
17
18			`\insn16`
19			`\insn32 #32b -> 16b`
20
21			`\insn32 #No transform`
22			`add r18, r20, r24`
23
24			`.endm`
25
26			`L1:`
27
28			`tran "b L1", "b! L1"`
29			`#tran "b 0x8", "b! 0x8"`
30

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [score/] [b.s] - Blame information for rev 832