OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [gas/] [testsuite/] [gas/] [sh/] [sh64/] [case-1.d] - Blame information for rev 832

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius
#as: --abi=32
2
#objdump: -dr
3
#name: Case-insensitive registers and opcodes.
4
 
5
.*:     file format .*-sh64.*
6
 
7
Disassembly of section \.text:
8
 
9
[0]+ :
10
[       ]+0:[   ]+6ff0fff0[     ]+nop
11
[       ]+4:[   ]+6ff0fff0[     ]+nop
12
[       ]+8:[   ]+cc000190[     ]+movi  0,r25
13
[       ]+8:[   ]+R_SH_IMM_MEDLOW16_PCREL       foo\+0xf*ff8
14
[       ]+c:[   ]+c8000190[     ]+shori 0,r25
15
[       ]+c:[   ]+R_SH_IMM_LOW16_PCREL  foo\+0xf*ffc
16
[       ]+10:[  ]+6bf56440[     ]+ptrel/u       r25,tr4
17
[       ]+14:[  ]+cc000190[     ]+movi  0,r25
18
[       ]+14:[  ]+R_SH_IMM_MEDLOW16_PCREL       bar\+0xf*ff8
19
[       ]+18:[  ]+c8000190[     ]+shori 0,r25
20
[       ]+18:[  ]+R_SH_IMM_LOW16_PCREL  bar\+0xf*ffc
21
[       ]+1c:[  ]+6bf56630[     ]+ptrel/l       r25,tr3
22
[       ]+20:[  ]+cc00a820[     ]+movi  42,r2
23
[       ]+24:[  ]+ebffde20[     ]+pta/l 0 ,tr2

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.