OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [ld/] [scripttempl/] [w65.sc] - Blame information for rev 816

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius
TORS=".tors :
2
  {
3
    ___ctors = . ;
4
    *(.ctors)
5
    ___ctors_end = . ;
6
    ___dtors = . ;
7
    *(.dtors)
8
    ___dtors_end = . ;
9
  } > ram"
10
 
11
cat <
12
OUTPUT_FORMAT("${OUTPUT_FORMAT}")
13
OUTPUT_ARCH(${ARCH})
14
 
15
MEMORY
16
{
17
        ram   : o = 0x1000, l = 512k
18
}
19
 
20
SECTIONS
21
{
22
.text :
23
        {
24
          *(.text)
25
          *(.strings)
26
          ${RELOCATING+ _etext = . ; }
27
        } ${RELOCATING+ > ram}
28
 
29
        ${CONSTRUCTING+${TORS}}
30
 
31
.data  :
32
        {
33
          *(.data)
34
          ${RELOCATING+ _edata = . ; }
35
        } ${RELOCATING+ > ram}
36
 
37
.bss  :
38
        {
39
          ${RELOCATING+ _bss_start = . ; }
40
          *(.bss)
41
          *(COMMON)
42
          ${RELOCATING+ _end = . ;  }
43
        } ${RELOCATING+ >ram}
44
 
45
.stack ${RELOCATING+ 0x30000 } :
46
        {
47
          ${RELOCATING+ _stack = . ; }
48
          *(.stack)
49
        } ${RELOCATING+ > ram}
50
 
51
.stab  . (NOLOAD) :
52
        {
53
          [ .stab ]
54
        }
55
 
56
.stabstr  . (NOLOAD) :
57
        {
58
          [ .stabstr ]
59
        }
60
}
61
EOF
62
 
63
 
64
 
65
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.