OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [ld/] [testsuite/] [ld-arm/] [group-relocs.d] - Blame information for rev 38

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius
 
2
tmpdir/group-relocs:     file format elf32-(little|big)arm
3
 
4
Disassembly of section .text:
5
 
6
00008000 <_start>:
7
    8000:       e28f00bc        add     r0, pc, #188    ; 0xbc
8
    8004:       e28f0c6e        add     r0, pc, #28160  ; 0x6e00
9
    8008:       e28000ec        add     r0, r0, #236    ; 0xec
10
    800c:       e28f08ff        add     r0, pc, #16711680       ; 0xff0000
11
    8010:       e2800c6e        add     r0, r0, #28160  ; 0x6e00
12
    8014:       e28000e4        add     r0, r0, #228    ; 0xe4
13
    8018:       e2800000        add     r0, r0, #0      ; 0x0
14
    801c:       e28f0cee        add     r0, pc, #60928  ; 0xee00
15
    8020:       e28000f0        add     r0, r0, #240    ; 0xf0
16
    8024:       e28008ff        add     r0, r0, #16711680       ; 0xff0000
17
    8028:       e2800cee        add     r0, r0, #60928  ; 0xee00
18
    802c:       e28000f0        add     r0, r0, #240    ; 0xf0
19
    8030:       e2800c6e        add     r0, r0, #28160  ; 0x6e00
20
    8034:       e59010c0        ldr     r1, \[r0, #192\]
21
    8038:       e28008ff        add     r0, r0, #16711680       ; 0xff0000
22
    803c:       e2800c6e        add     r0, r0, #28160  ; 0x6e00
23
    8040:       e59010b8        ldr     r1, \[r0, #184\]
24
    8044:       e5901000        ldr     r1, \[r0\]
25
    8048:       e2800cee        add     r0, r0, #60928  ; 0xee00
26
    804c:       e59010f0        ldr     r1, \[r0, #240\]
27
    8050:       e28008ff        add     r0, r0, #16711680       ; 0xff0000
28
    8054:       e2800cee        add     r0, r0, #60928  ; 0xee00
29
    8058:       e59010f0        ldr     r1, \[r0, #240\]
30
    805c:       e1c026d0        ldrd    r2, \[r0, #96\]
31
    8060:       e2800c6e        add     r0, r0, #28160  ; 0x6e00
32
    8064:       e1c029d0        ldrd    r2, \[r0, #144\]
33
    8068:       e28008ff        add     r0, r0, #16711680       ; 0xff0000
34
    806c:       e2800c6e        add     r0, r0, #28160  ; 0x6e00
35
    8070:       e1c028d8        ldrd    r2, \[r0, #136\]
36
    8074:       e1c020d0        ldrd    r2, \[r0\]
37
    8078:       e2800cee        add     r0, r0, #60928  ; 0xee00
38
    807c:       e1c02fd0        ldrd    r2, \[r0, #240\]
39
    8080:       e28008ff        add     r0, r0, #16711680       ; 0xff0000
40
    8084:       e2800cee        add     r0, r0, #60928  ; 0xee00
41
    8088:       e1c02fd0        ldrd    r2, \[r0, #240\]
42
    808c:       ed90000c        ldc     0, cr0, \[r0, #48\]
43
    8090:       e2800c6e        add     r0, r0, #28160  ; 0x6e00
44
    8094:       ed900018        ldc     0, cr0, \[r0, #96\]
45
    8098:       e28008ff        add     r0, r0, #16711680       ; 0xff0000
46
    809c:       e2800c6e        add     r0, r0, #28160  ; 0x6e00
47
    80a0:       ed900016        ldc     0, cr0, \[r0, #88\]
48
    80a4:       ed900000        ldc     0, cr0, \[r0\]
49
    80a8:       e2800cee        add     r0, r0, #60928  ; 0xee00
50
    80ac:       ed90003c        ldc     0, cr0, \[r0, #240\]
51
    80b0:       e28008ff        add     r0, r0, #16711680       ; 0xff0000
52
    80b4:       e2800cee        add     r0, r0, #60928  ; 0xee00
53
    80b8:       ed90003c        ldc     0, cr0, \[r0, #240\]
54
 
55
000080bc :
56
    80bc:       e3a00000        mov     r0, #0  ; 0x0
57
Disassembly of section zero:
58
 
59
00000000 :
60
   0:   e3a00000        mov     r0, #0  ; 0x0
61
Disassembly of section alpha:
62
 
63
0000eef0 :
64
    eef0:       e3a00000        mov     r0, #0  ; 0x0
65
Disassembly of section beta:
66
 
67
00ffeef0 :
68
  ffeef0:       e3a00000        mov     r0, #0  ; 0x0
69
#...

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.