URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [ld/] [testsuite/] [ld-arm/] [tls-lib.d] - Blame information for rev 866

Go to most recent revision | Details | Compare with Previous | View Log


 
.*:     file format elf32-.*arm
architecture: arm, flags 0x00000150:
HAS_SYMS, DYNAMIC, D_PAGED
start address 0x.*
 
Disassembly of section .text:
 
.* :
 .*:    e1a00000        nop                     \(mov r0,r0\)
 .*:    e1a00000        nop                     \(mov r0,r0\)
 .*:    e1a0f00e        mov     pc, lr
 .*:    00008098        .word   0x00008098
 .*:    0000808c        .word   0x0000808c
 .*:    00000004        .word   0x00000004

Line No.	Rev	Author	Line
1	38	julius
2			`.: file format elf32-.arm`
3			`architecture: arm, flags 0x00000150:`
4			`HAS_SYMS, DYNAMIC, D_PAGED`
5			`start address 0x.*`
6
7			`Disassembly of section .text:`
8
9			`.* :`
10			`.*: e1a00000 nop \(mov r0,r0\)`
11			`.*: e1a00000 nop \(mov r0,r0\)`
12			`.*: e1a0f00e mov pc, lr`
13			`.*: 00008098 .word 0x00008098`
14			`.*: 0000808c .word 0x0000808c`
15			`.*: 00000004 .word 0x00000004`

Browse

Tools

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [ld/] [testsuite/] [ld-arm/] [tls-lib.d] - Blame information for rev 866