OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [ld/] [testsuite/] [ld-elf/] [flags1.d] - Blame information for rev 825

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius
#name: --set-section-flags test 1 (sections)
2
#ld: -Tflags1.ld
3
#objcopy_linked_file: --set-section-flags .post_text_reserve=contents,alloc,load,readonly,code
4
#readelf: -l --wide
5
#xfail: "arm*-*-*" "xscale-*-*"
6
#xfail: "avr-*-*" "dlx-*-*" "h8300-*-*" "m32r-*-*" "msp430-*-*"
7
#xfail: "*-*-hpux*"
8
# Fails on the ARM because the .section type character is % rather than @.
9
# Fails on the AVR, DLX, H8300, M32R and MSP430 because the two sections
10
#  are not merged into one segment.  (There is no good reason why they have to be).
11
# Fails on HPUX systems because the .type pseudo-op behaves differently.
12
 
13
#...
14
Program Headers:
15
  Type.*
16
  LOAD +0x[0-9a-f]+ 0x0*0 0x0*0 0x0*01(6[1-9a-f]|70) 0x0*01(6[1-9a-f]|70) RWE 0x[0-9a-f]+
17
 
18
#...
19
  Segment Sections...
20
   00[ \t]+.text .post_text_reserve[ \t]*
21
#pass

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.