OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [ld/] [testsuite/] [ld-m68hc11/] [link-hcs12.d] - Blame information for rev 856

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius
#source: link-hcs12.s -m68hcs12
2
#source: link-hc12.s -m68hc12
3
#as: -mshort
4
#ld: -m m68hc12elf
5
#objdump: -p -d --prefix-addresses -r
6
#target: m6811-*-* m6812-*-*
7
 
8
.*:     file format elf32\-m68hc12
9
 
10
Program Header:
11
    LOAD off    0x0+ vaddr 0x0+1000 paddr 0x0+1000 align 2\*\*12
12
         filesz 0x0+100 memsz 0x0+100 flags rw-
13
    LOAD off    0x0+1000 vaddr 0x0+8000 paddr 0x0+8000 align 2\*\*12
14
         filesz 0x0+6 memsz 0x0+6 flags r-x
15
    LOAD off    0x0+1100 vaddr 0x0+1100 paddr 0x0+8006 align 2\*\*12
16
         filesz 0x0+ memsz 0x0+ flags rw-
17
private flags = 22:\[abi=16\-bit int, 64\-bit double, cpu=HCS12\] \[memory=flat\]
18
 
19
Disassembly of section .text:
20
0+8000 <_start> jsr     0+8005 
21
0+8003 <_start\+0x3> bra     0+8000 <_start>
22
0+8005 
rts
23
 
24
 

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.