OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [ld/] [testsuite/] [ld-powerpc/] [tls32.d] - Blame information for rev 816

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius 
#source: tls32.s
2 
#source: tlslib32.s
3 
#as: -a32
4 
#ld: -melf32ppc
5 
#objdump: -dr
6 
#target: powerpc*-*-*
7 
 
8 
.*: +file format elf32-powerpc
9 
 
10 
Disassembly of section \.text:
11 
 
12 
0+1800094 <_start>:
13 
 1800094:       3c 62 00 00     addis   r3,r2,0
14 
 1800098:       38 63 90 3c     addi    r3,r3,-28612
15 
 180009c:       3c 62 00 00     addis   r3,r2,0
16 
 18000a0:       38 63 10 00     addi    r3,r3,4096
17 
 18000a4:       3c 62 00 00     addis   r3,r2,0
18 
 18000a8:       38 63 90 20     addi    r3,r3,-28640
19 
 18000ac:       3c 62 00 00     addis   r3,r2,0
20 
 18000b0:       38 63 10 00     addi    r3,r3,4096
21 
 18000b4:       39 23 80 24     addi    r9,r3,-32732
22 
 18000b8:       3d 23 00 00     addis   r9,r3,0
23 
 18000bc:       81 49 80 28     lwz     r10,-32728\(r9\)
24 
 18000c0:       3d 22 00 00     addis   r9,r2,0
25 
 18000c4:       a1 49 90 30     lhz     r10,-28624\(r9\)
26 
 18000c8:       89 42 90 34     lbz     r10,-28620\(r2\)
27 
 18000cc:       3d 22 00 00     addis   r9,r2,0
28 
 18000d0:       99 49 90 38     stb     r10,-28616\(r9\)
29 
 18000d4:       3c 62 00 00     addis   r3,r2,0
30 
 18000d8:       38 63 90 00     addi    r3,r3,-28672
31 
 18000dc:       3c 62 00 00     addis   r3,r2,0
32 
 18000e0:       38 63 10 00     addi    r3,r3,4096
33 
 18000e4:       91 43 80 04     stw     r10,-32764\(r3\)
34 
 18000e8:       3d 23 00 00     addis   r9,r3,0
35 
 18000ec:       91 49 80 08     stw     r10,-32760\(r9\)
36 
 18000f0:       3d 22 00 00     addis   r9,r2,0
37 
 18000f4:       b1 49 90 30     sth     r10,-28624\(r9\)
38 
 18000f8:       a1 42 90 14     lhz     r10,-28652\(r2\)
39 
 18000fc:       3d 22 00 00     addis   r9,r2,0
40 
 1800100:       a9 49 90 18     lha     r10,-28648\(r9\)
41 
 
42 
0+1800104 <__tls_get_addr>:
43 
 1800104:       4e 80 00 20     blr
44 
Disassembly of section \.got:
45 
 
46 
0+1810128 <_GLOBAL_OFFSET_TABLE_-0x4>:
47 
 1810128:       4e 80 00 21     blrl
48 
 
49 
0+181012c <_GLOBAL_OFFSET_TABLE_>:
50 
        \.\.\.

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.