OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [ld/] [testsuite/] [ld-powerpc/] [tlsexetoc.d] - Blame information for rev 816

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius
#source: tlstoc.s
2
#as: -a64
3
#ld: -melf64ppc tmpdir/libtlslib.so
4
#objdump: -dr
5
#target: powerpc64*-*-*
6
 
7
.*: +file format elf64-powerpc
8
 
9
Disassembly of section \.text:
10
 
11
.* <_start-0x18>:
12
.*      f8 41 00 28     std     r2,40\(r1\)
13
.*      e9 62 80 70     ld      r11,-32656\(r2\)
14
.*      7d 69 03 a6     mtctr   r11
15
.*      e9 62 80 80     ld      r11,-32640\(r2\)
16
.*      e8 42 80 78     ld      r2,-32648\(r2\)
17
.*      4e 80 04 20     bctr
18
 
19
.* <_start>:
20
.*      38 62 80 08     addi    r3,r2,-32760
21
.*      4b ff ff e5     bl      .*
22
.*      e8 41 00 28     ld      r2,40\(r1\)
23
.*      38 62 80 18     addi    r3,r2,-32744
24
.*      4b ff ff d9     bl      .*
25
.*      e8 41 00 28     ld      r2,40\(r1\)
26
.*      3c 6d 00 00     addis   r3,r13,0
27
.*      60 00 00 00     nop
28
.*      38 63 90 38     addi    r3,r3,-28616
29
.*      3c 6d 00 00     addis   r3,r13,0
30
.*      60 00 00 00     nop
31
.*      38 63 10 00     addi    r3,r3,4096
32
.*      39 23 80 40     addi    r9,r3,-32704
33
.*      3d 23 00 00     addis   r9,r3,0
34
.*      81 49 80 48     lwz     r10,-32696\(r9\)
35
.*      e9 22 80 48     ld      r9,-32696\(r2\)
36
.*      7d 49 18 2a     ldx     r10,r9,r3
37
.*      3d 2d 00 00     addis   r9,r13,0
38
.*      a1 49 90 58     lhz     r10,-28584\(r9\)
39
.*      89 4d 90 60     lbz     r10,-28576\(r13\)
40
.*      3d 2d 00 00     addis   r9,r13,0
41
.*      99 49 90 68     stb     r10,-28568\(r9\)
42
.*      00 00 00 00 .*
43
.*      00 01 02 18 .*
44
.*      7d 88 02 a6     mflr    r12
45
.*      42 9f 00 05     bcl-    20,4\*cr7\+so,.*
46
.*      7d 68 02 a6     mflr    r11
47
.*      e8 4b ff f0     ld      r2,-16\(r11\)
48
.*      7d 88 03 a6     mtlr    r12
49
.*      7d 82 5a 14     add     r12,r2,r11
50
.*      e9 6c 00 00     ld      r11,0\(r12\)
51
.*      e8 4c 00 08     ld      r2,8\(r12\)
52
.*      7d 69 03 a6     mtctr   r11
53
.*      e9 6c 00 10     ld      r11,16\(r12\)
54
.*      4e 80 04 20     bctr
55
.*      60 00 00 00     nop
56
.*      60 00 00 00     nop
57
.*      60 00 00 00     nop
58
.*      38 00 00 00     li      r0,0
59
.*      4b ff ff c4     b       .*

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.