OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [ld/] [testsuite/] [ld-sh/] [sh64/] [cmpct1.xd] - Blame information for rev 866

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius
 
2
.*:     file format .*-sh64
3
.*
4
architecture: sh5, flags 0x00000112:
5
EXEC_P, HAS_SYMS, D_PAGED
6
start address 0x0+1000
7
 
8
Program Header:
9
    LOAD off    0x0+80 vaddr 0x0+1000 paddr 0x0+1000 align 2\*\*7
10
         filesz 0x0+14 memsz 0x0+14 flags r-x
11
    LOAD off    0x0+100 vaddr 0x0+80000 paddr 0x0+80000 align 2\*\*7
12
         filesz 0x00000004 memsz 0x00000004 flags rw-
13
 
14
Sections:
15
Idx Name          Size      VMA       LMA       File off  Algn
16
 
17
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
18
  1 \.rodata       0000000c  0+1008  0+1008  00000088  2\*\*2
19
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
20
  2 \.stack        00000004  0+80000  0+80000  00000100  2\*\*0
21
                  CONTENTS, ALLOC, LOAD, DATA
22
SYMBOL TABLE:
23
0+1000 l    d  \.text   0+ (|\.text)
24
0+1008 l    d  \.rodata 0+ (|\.rodata)
25
0+80000 l    d  \.stack 0+ (|\.stack)
26
0+1004 l       \.text   0+ next
27
0+100c l       \.rodata 0+ here
28
0+1098 g       .*       0+ ___dtors
29
0+1098 g       \*ABS\*  0+ __bss_start
30
0+1098 g       .*       0+ ___ctors_end
31
0+1098 g       .*       0+ ___ctors
32
0+1098 g       \*ABS\*  0+ _edata
33
0+1098 g       \*ABS\*  0+ _end
34
0+1000 g       \.text   0+ start
35
0+80000 g       \.stack 0+ _stack
36
0+1098 g       .*       0+ ___dtors_end

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.