OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [binutils-2.18.50/] [ld/] [testsuite/] [ld-spu/] [ovl2.d] - Blame information for rev 38

Go to most recent revision | Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius
#source: ovl2.s
2
#ld: -N -T ovl2.lnk -T ovl.lnk --emit-relocs
3
#objdump: -D -r
4
 
5
.*elf32-spu
6
 
7
Disassembly of section \.text:
8
 
9
00000100 <_start>:
10
.*      brsl    \$0,.* <00000000\.ovl_call\.f1_a1>.*
11
.*SPU_REL16     f1_a1
12
.*      brsl    \$0,.* <00000000\.ovl_call\.setjmp>.*
13
.*SPU_REL16     setjmp
14
.*      br      100 <_start>    # 100
15
.*SPU_REL16     _start
16
 
17
0000010c :
18
.*      bi      \$0
19
 
20
00000110 :
21
.*      bi      \$0
22
.*00 00 01 40.*
23
.*SPU_ADDR32    \.ov_a1\+0x14
24
        \.\.\.
25
 
26
#00000118 <00000000\.ovl_call.f1_a1>:
27
#.*     brsl    \$75,.* <__ovly_load>.*
28
#.*00 04 04 00.*
29
#
30
#00000120 <00000000\.ovl_call.setjmp>:
31
#.*     brsl    \$75,.* <__ovly_load>.*
32
#.*00 00 01 0c.*
33
#
34
#00000128 <_SPUEAR_f1_a2>:
35
#.*     brsl    \$75,.* <__ovly_load>.*
36
#.*00 08 04 00.*
37
 
38
00000120 <00000000\.ovl_call.f1_a1>:
39
.*      ila     \$78,1
40
.*      lnop
41
.*      ila     \$79,1040       # 410
42
.*      br      .* <__ovly_load>.*
43
 
44
00000130 <00000000\.ovl_call.setjmp>:
45
.*      ila     \$78,0
46
.*      lnop
47
.*      ila     \$79,268        # 10c
48
.*      br      .* <__ovly_load>.*
49
 
50
00000140 <00000000\.ovl_call\.13:5>:
51
.*      ila     \$78,1
52
.*      lnop
53
.*      ila     \$79,1044       # 414
54
.*      br      .* <__ovly_load>.*
55
 
56
00000150 <_SPUEAR_f1_a2>:
57
.*      ila     \$78,2
58
.*      lnop
59
.*      ila     \$79,1040       # 410
60
.*      br      .* <__ovly_load>.*
61
 
62
#...
63
Disassembly of section \.ov_a1:
64
 
65
00000400 <00000001\.ovl_call\.14:6>:
66
.*      ila     \$78,2
67
.*      lnop
68
.*      ila     \$79,1044       # 414
69
.*      br      .* <__ovly_load>.*
70
 
71
00000410 :
72
.*      bi      \$0
73
.*00 00 04 14.*
74
.*SPU_ADDR32    \.ov_a1\+0x14
75
.*00 00 04 20.*
76
.*SPU_ADDR32    \.ov_a1\+0x20
77
.*00 00 04 00.*
78
.*SPU_ADDR32    \.ov_a2\+0x14
79
 
80
Disassembly of section \.ov_a2:
81
 
82
00000400 <00000002\.ovl_call\.13:5>:
83
.*      ila     \$78,1
84
.*      lnop
85
.*      ila     \$79,1056       # 420
86
.*      br      .* <__ovly_load>.*
87
 
88
00000410 :
89
.*      br      .* .*
90
.*SPU_REL16     longjmp
91
.*00 00 04 00.*
92
.*SPU_ADDR32    \.ov_a1\+0x20
93
.*00 00 04 1c.*
94
.*SPU_ADDR32    \.ov_a2\+0x1c
95
.*00 00 00 00.*
96
 
97
Disassembly of section \.data:
98
 
99
00000420 <_ovly_table-0x10>:
100
.*00 00 00 00 .*
101
.*00 00 00 01 .*
102
        \.\.\.
103
00000430 <_ovly_table>:
104
.*00 00 04 00 .*
105
.*00 00 00 20 .*
106
#.*00 00 03 10 .*
107
.*00 00 03 40 .*
108
.*00 00 00 01 .*
109
.*00 00 04 00 .*
110
.*00 00 00 20 .*
111
#.*00 00 03 20 .*
112
.*00 00 03 60 .*
113
.*00 00 00 01 .*
114
 
115
00000450 <_ovly_buf_table>:
116
.*00 00 00 00 .*
117
 
118
Disassembly of section \.toe:
119
 
120
00000460 <_EAR_>:
121
        \.\.\.
122
 
123
Disassembly of section .nonalloc:
124
 
125
00000000 <.nonalloc>:
126
.*00 00 04 14.*
127
.*SPU_ADDR32    \.ov_a1\+0x14
128
.*00 00 04 20.*
129
.*SPU_ADDR32    \.ov_a1\+0x20
130
.*00 00 04 14.*
131
.*SPU_ADDR32    \.ov_a2\+0x14
132
.*00 00 04 1c.*
133
.*SPU_ADDR32    \.ov_a2\+0x1c
134
 
135
Disassembly of section \.note\.spu_name:
136
 
137
.* <\.note\.spu_name>:
138
.*:     00 00 00 08 .*
139
.*:     00 00 00 0c .*
140
.*:     00 00 00 01 .*
141
.*:     53 50 55 4e .*
142
.*:     41 4d 45 00 .*
143
.*:     74 6d 70 64 .*
144
.*:     69 72 2f 64 .*
145
.*:     75 6d 70 00 .*

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.