OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gcc-4.2.2/] [gcc/] [config/] [arm/] [arm-cores.def] - Blame information for rev 816

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius
/* ARM CPU Cores
2
   Copyright (C) 2003, 2005, 2007 Free Software Foundation, Inc.
3
   Written by CodeSourcery, LLC
4
 
5
   This file is part of GCC.
6
 
7
   GCC is free software; you can redistribute it and/or modify it
8
   under the terms of the GNU General Public License as published by
9
   the Free Software Foundation; either version 3, or (at your option)
10
   any later version.
11
 
12
   GCC is distributed in the hope that it will be useful, but
13
   WITHOUT ANY WARRANTY; without even the implied warranty of
14
   MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
15
   General Public License for more details.
16
 
17
   You should have received a copy of the GNU General Public License
18
   along with GCC; see the file COPYING3.  If not see
19
   .  */
20
 
21
/* Before using #include to read this file, define a macro:
22
 
23
      ARM_CORE(CORE_NAME, CORE_IDENT, ARCH, FLAGS, COSTS)
24
 
25
   The CORE_NAME is the name of the core, represented as a string constant.
26
   The CORE_IDENT is the name of the core, represented as an identifier.
27
   ARCH is the architecture revision implemented by the chip.
28
   FLAGS are the bitwise-or of the traits that apply to that core.
29
   This need not include flags implied by the architecture.
30
   COSTS is the name of the rtx_costs routine to use.
31
 
32
   If you update this table, you must update the "tune" attribute in
33
   arm.md.
34
 
35
   Some tools assume no whitespace up to the first "," in each entry.  */
36
 
37
/* V2/V2A Architecture Processors */
38
ARM_CORE("arm2",   arm2,        2,      FL_CO_PROC | FL_MODE26, slowmul)
39
ARM_CORE("arm250", arm250,      2,      FL_CO_PROC | FL_MODE26, slowmul)
40
ARM_CORE("arm3",   arm3,        2,      FL_CO_PROC | FL_MODE26, slowmul)
41
 
42
/* V3 Architecture Processors */
43
ARM_CORE("arm6",          arm6,         3,      FL_CO_PROC | FL_MODE26, slowmul)
44
ARM_CORE("arm60",         arm60,        3,      FL_CO_PROC | FL_MODE26, slowmul)
45
ARM_CORE("arm600",        arm600,       3,      FL_CO_PROC | FL_MODE26 | FL_WBUF, slowmul)
46
ARM_CORE("arm610",        arm610,       3,                   FL_MODE26 | FL_WBUF, slowmul)
47
ARM_CORE("arm620",        arm620,       3,      FL_CO_PROC | FL_MODE26 | FL_WBUF, slowmul)
48
ARM_CORE("arm7",          arm7,         3,      FL_CO_PROC | FL_MODE26, slowmul)
49
ARM_CORE("arm7d",         arm7d,        3,      FL_CO_PROC | FL_MODE26, slowmul)
50
ARM_CORE("arm7di",        arm7di,       3,      FL_CO_PROC | FL_MODE26, slowmul)
51
ARM_CORE("arm70",         arm70,        3,      FL_CO_PROC | FL_MODE26, slowmul)
52
ARM_CORE("arm700",        arm700,       3,      FL_CO_PROC | FL_MODE26 | FL_WBUF, slowmul)
53
ARM_CORE("arm700i",       arm700i,      3,      FL_CO_PROC | FL_MODE26 | FL_WBUF, slowmul)
54
ARM_CORE("arm710",        arm710,       3,                   FL_MODE26 | FL_WBUF, slowmul)
55
ARM_CORE("arm720",        arm720,       3,                   FL_MODE26 | FL_WBUF, slowmul)
56
ARM_CORE("arm710c",       arm710c,      3,                   FL_MODE26 | FL_WBUF, slowmul)
57
ARM_CORE("arm7100",       arm7100,      3,                   FL_MODE26 | FL_WBUF, slowmul)
58
ARM_CORE("arm7500",       arm7500,      3,                   FL_MODE26 | FL_WBUF, slowmul)
59
/* Doesn't have an external co-proc, but does have embedded fpa.  */
60
ARM_CORE("arm7500fe",     arm7500fe,    3,      FL_CO_PROC | FL_MODE26 | FL_WBUF, slowmul)
61
 
62
/* V3M Architecture Processors */
63
/* arm7m doesn't exist on its own, but only with D, ("and", and I), but
64
   those don't alter the code, so arm7m is sometimes used.  */
65
ARM_CORE("arm7m",         arm7m,        3M,     FL_CO_PROC | FL_MODE26, fastmul)
66
ARM_CORE("arm7dm",        arm7dm,       3M,     FL_CO_PROC | FL_MODE26, fastmul)
67
ARM_CORE("arm7dmi",       arm7dmi,      3M,     FL_CO_PROC | FL_MODE26, fastmul)
68
 
69
/* V4 Architecture Processors */
70
ARM_CORE("arm8",          arm8,         4,                   FL_MODE26 | FL_LDSCHED, fastmul)
71
ARM_CORE("arm810",        arm810,       4,                   FL_MODE26 | FL_LDSCHED, fastmul)
72
ARM_CORE("strongarm",     strongarm,    4,                   FL_MODE26 | FL_LDSCHED | FL_STRONG, fastmul)
73
ARM_CORE("strongarm110",  strongarm110, 4,                   FL_MODE26 | FL_LDSCHED | FL_STRONG, fastmul)
74
ARM_CORE("strongarm1100", strongarm1100, 4,                  FL_MODE26 | FL_LDSCHED | FL_STRONG, fastmul)
75
ARM_CORE("strongarm1110", strongarm1110, 4,                  FL_MODE26 | FL_LDSCHED | FL_STRONG, fastmul)
76
 
77
/* V4T Architecture Processors */
78
ARM_CORE("arm7tdmi",      arm7tdmi,     4T,     FL_CO_PROC          , fastmul)
79
ARM_CORE("arm7tdmi-s",    arm7tdmis,    4T,     FL_CO_PROC          , fastmul)
80
ARM_CORE("arm710t",       arm710t,      4T,                  FL_WBUF, fastmul)
81
ARM_CORE("arm720t",       arm720t,      4T,                  FL_WBUF, fastmul)
82
ARM_CORE("arm740t",       arm740t,      4T,                  FL_WBUF, fastmul)
83
ARM_CORE("arm9",          arm9,         4T,                              FL_LDSCHED, fastmul)
84
ARM_CORE("arm9tdmi",      arm9tdmi,     4T,                              FL_LDSCHED, fastmul)
85
ARM_CORE("arm920",        arm920,       4T,                              FL_LDSCHED, fastmul)
86
ARM_CORE("arm920t",       arm920t,      4T,                              FL_LDSCHED, fastmul)
87
ARM_CORE("arm922t",       arm922t,      4T,                              FL_LDSCHED, fastmul)
88
ARM_CORE("arm940t",       arm940t,      4T,                              FL_LDSCHED, fastmul)
89
ARM_CORE("ep9312",        ep9312,       4T,                              FL_LDSCHED |             FL_CIRRUS, fastmul)
90
 
91
/* V5T Architecture Processors */
92
ARM_CORE("arm10tdmi",     arm10tdmi,    5T,                              FL_LDSCHED, fastmul)
93
ARM_CORE("arm1020t",      arm1020t,     5T,                              FL_LDSCHED, fastmul)
94
 
95
/* V5TE Architecture Processors */
96
ARM_CORE("arm9e",         arm9e,        5TE,                             FL_LDSCHED, 9e)
97
ARM_CORE("arm946e-s",     arm946es,     5TE,                             FL_LDSCHED, 9e)
98
ARM_CORE("arm966e-s",     arm966es,     5TE,                             FL_LDSCHED, 9e)
99
ARM_CORE("arm968e-s",     arm968es,     5TE,                             FL_LDSCHED, 9e)
100
ARM_CORE("arm10e",        arm10e,       5TE,                             FL_LDSCHED, fastmul)
101
ARM_CORE("arm1020e",      arm1020e,     5TE,                             FL_LDSCHED, fastmul)
102
ARM_CORE("arm1022e",      arm1022e,     5TE,                             FL_LDSCHED, fastmul)
103
ARM_CORE("xscale",        xscale,       5TE,                             FL_LDSCHED | FL_STRONG | FL_XSCALE, xscale)
104
ARM_CORE("iwmmxt",        iwmmxt,       5TE,                             FL_LDSCHED | FL_STRONG | FL_XSCALE | FL_IWMMXT, xscale)
105
 
106
/* V5TEJ Architecture Processors */
107
ARM_CORE("arm926ej-s",    arm926ejs,    5TEJ,                            FL_LDSCHED, 9e)
108
ARM_CORE("arm1026ej-s",   arm1026ejs,   5TEJ,                            FL_LDSCHED, 9e)
109
 
110
/* V6 Architecture Processors */
111
ARM_CORE("arm1136j-s",    arm1136js,    6J,                              FL_LDSCHED, 9e)
112
ARM_CORE("arm1136jf-s",   arm1136jfs,   6J,                              FL_LDSCHED | FL_VFPV2, 9e)
113
ARM_CORE("arm1176jz-s",   arm1176jzs,   6ZK,                             FL_LDSCHED, 9e)
114
ARM_CORE("arm1176jzf-s",  arm1176jzfs,  6ZK,                             FL_LDSCHED | FL_VFPV2, 9e)
115
ARM_CORE("mpcorenovfp",   mpcorenovfp,  6K,                              FL_LDSCHED, 9e)
116
ARM_CORE("mpcore",        mpcore,       6K,                              FL_LDSCHED | FL_VFPV2, 9e)

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.