OpenCores
URL https://opencores.org/ocsvn/openrisc/openrisc/trunk

Subversion Repositories openrisc

[/] [openrisc/] [trunk/] [gnu-old/] [gcc-4.2.2/] [gcc/] [config/] [arm/] [arm.opt] - Blame information for rev 816

Details | Compare with Previous | View Log

Line No. Rev Author Line
1 38 julius
; Options for the ARM port of the compiler.
2
 
3
; Copyright (C) 2005, 2007 Free Software Foundation, Inc.
4
;
5
; This file is part of GCC.
6
;
7
; GCC is free software; you can redistribute it and/or modify it under
8
; the terms of the GNU General Public License as published by the Free
9
; Software Foundation; either version 3, or (at your option) any later
10
; version.
11
;
12
; GCC is distributed in the hope that it will be useful, but WITHOUT ANY
13
; WARRANTY; without even the implied warranty of MERCHANTABILITY or
14
; FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
15
; for more details.
16
;
17
; You should have received a copy of the GNU General Public License
18
; along with GCC; see the file COPYING3.  If not see
19
; .
20
 
21
mabi=
22
Target RejectNegative Joined Var(target_abi_name)
23
Specify an ABI
24
 
25
mabort-on-noreturn
26
Target Report Mask(ABORT_NORETURN)
27
Generate a call to abort if a noreturn function returns
28
 
29
mapcs
30
Target RejectNegative Mask(APCS_FRAME) MaskExists Undocumented
31
 
32
mapcs-float
33
Target Report Mask(APCS_FLOAT)
34
Pass FP arguments in FP registers
35
 
36
mapcs-frame
37
Target Report Mask(APCS_FRAME)
38
Generate APCS conformant stack frames
39
 
40
mapcs-reentrant
41
Target Report Mask(APCS_REENT)
42
Generate re-entrant, PIC code
43
 
44
mapcs-stack-check
45
Target Report Mask(APCS_STACK) Undocumented
46
 
47
march=
48
Target RejectNegative Joined
49
Specify the name of the target architecture
50
 
51
marm
52
Target RejectNegative InverseMask(THUMB) Undocumented
53
 
54
mbig-endian
55
Target Report RejectNegative Mask(BIG_END)
56
Assume target CPU is configured as big endian
57
 
58
mcallee-super-interworking
59
Target Report Mask(CALLEE_INTERWORKING)
60
Thumb: Assume non-static functions may be called from ARM code
61
 
62
mcaller-super-interworking
63
Target Report Mask(CALLER_INTERWORKING)
64
Thumb: Assume function pointers may go to non-Thumb aware code
65
 
66
mcirrus-fix-invalid-insns
67
Target Report Mask(CIRRUS_FIX_INVALID_INSNS)
68
Cirrus: Place NOPs to avoid invalid instruction combinations
69
 
70
mcpu=
71
Target RejectNegative Joined
72
Specify the name of the target CPU
73
 
74
mfloat-abi=
75
Target RejectNegative Joined Var(target_float_abi_name)
76
Specify if floating point hardware should be used
77
 
78
mfp=
79
Target RejectNegative Joined Undocumented Var(target_fpe_name)
80
 
81
;; Now ignored.
82
mfpe
83
Target RejectNegative Mask(FPE) Undocumented
84
 
85
mfpe=
86
Target RejectNegative Joined Undocumented Var(target_fpe_name)
87
 
88
mfpu=
89
Target RejectNegative Joined Var(target_fpu_name)
90
Specify the name of the target floating point hardware/format
91
 
92
mhard-float
93
Target RejectNegative
94
Alias for -mfloat-abi=hard
95
 
96
mlittle-endian
97
Target Report RejectNegative InverseMask(BIG_END)
98
Assume target CPU is configured as little endian
99
 
100
mlong-calls
101
Target Report Mask(LONG_CALLS)
102
Generate call insns as indirect calls, if necessary
103
 
104
mpic-register=
105
Target RejectNegative Joined Var(arm_pic_register_string)
106
Specify the register to be used for PIC addressing
107
 
108
mpoke-function-name
109
Target Report Mask(POKE_FUNCTION_NAME)
110
Store function names in object code
111
 
112
msched-prolog
113
Target Report Mask(SCHED_PROLOG)
114
Permit scheduling of a function's prologue sequence
115
 
116
msingle-pic-base
117
Target Report Mask(SINGLE_PIC_BASE)
118
Do not load the PIC register in function prologues
119
 
120
msoft-float
121
Target RejectNegative
122
Alias for -mfloat-abi=soft
123
 
124
mstructure-size-boundary=
125
Target RejectNegative Joined Var(structure_size_string)
126
Specify the minimum bit alignment of structures
127
 
128
mthumb
129
Target Report Mask(THUMB)
130
Compile for the Thumb not the ARM
131
 
132
mthumb-interwork
133
Target Report Mask(INTERWORK)
134
Support calls between Thumb and ARM instruction sets
135
 
136
mtp=
137
Target RejectNegative Joined Var(target_thread_switch)
138
Specify how to access the thread pointer
139
 
140
mtpcs-frame
141
Target Report Mask(TPCS_FRAME)
142
Thumb: Generate (non-leaf) stack frames even if not needed
143
 
144
mtpcs-leaf-frame
145
Target Report Mask(TPCS_LEAF_FRAME)
146
Thumb: Generate (leaf) stack frames even if not needed
147
 
148
mtune=
149
Target RejectNegative Joined
150
Tune code for the given processor
151
 
152
mwords-little-endian
153
Target Report RejectNegative Mask(LITTLE_WORDS)
154
Assume big endian bytes, little endian words

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.